Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.86 99.20 96.66 100.00 94.87 98.63 99.23 89.44


Total test records in report: 916
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T445 /workspace/coverage/default/18.sysrst_ctrl_alert_test.1362695424 Jul 18 05:55:48 PM PDT 24 Jul 18 05:55:59 PM PDT 24 2021452040 ps
T446 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.3451521419 Jul 18 05:56:30 PM PDT 24 Jul 18 05:56:38 PM PDT 24 3232635968 ps
T83 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.3274657114 Jul 18 05:56:40 PM PDT 24 Jul 18 05:59:43 PM PDT 24 569600117856 ps
T124 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.3346383967 Jul 18 05:55:24 PM PDT 24 Jul 18 05:55:28 PM PDT 24 2268992338 ps
T125 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.1645045684 Jul 18 05:55:51 PM PDT 24 Jul 18 05:56:02 PM PDT 24 2378130549 ps
T126 /workspace/coverage/default/42.sysrst_ctrl_stress_all.318206878 Jul 18 05:56:26 PM PDT 24 Jul 18 06:11:25 PM PDT 24 350497254080 ps
T127 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.4227913720 Jul 18 05:56:49 PM PDT 24 Jul 18 05:58:02 PM PDT 24 52401622346 ps
T128 /workspace/coverage/default/21.sysrst_ctrl_smoke.2780125600 Jul 18 05:55:52 PM PDT 24 Jul 18 05:56:01 PM PDT 24 2137748380 ps
T129 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.1351832433 Jul 18 05:56:18 PM PDT 24 Jul 18 05:56:23 PM PDT 24 2492191887 ps
T130 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.1717032782 Jul 18 05:55:24 PM PDT 24 Jul 18 05:55:27 PM PDT 24 2403512011 ps
T131 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.3349902828 Jul 18 05:56:03 PM PDT 24 Jul 18 06:01:07 PM PDT 24 693414116958 ps
T132 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.41438627 Jul 18 05:55:53 PM PDT 24 Jul 18 05:56:05 PM PDT 24 3246599540 ps
T447 /workspace/coverage/default/10.sysrst_ctrl_stress_all.3156373376 Jul 18 05:55:26 PM PDT 24 Jul 18 05:55:51 PM PDT 24 9352367949 ps
T448 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.3903419159 Jul 18 05:54:58 PM PDT 24 Jul 18 05:55:11 PM PDT 24 6109636028 ps
T449 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.3717072548 Jul 18 05:55:44 PM PDT 24 Jul 18 05:55:55 PM PDT 24 2105520544 ps
T450 /workspace/coverage/default/49.sysrst_ctrl_smoke.213440032 Jul 18 05:56:43 PM PDT 24 Jul 18 05:56:59 PM PDT 24 2112690563 ps
T451 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.3563724461 Jul 18 05:55:43 PM PDT 24 Jul 18 05:55:51 PM PDT 24 2513781241 ps
T243 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.2118785113 Jul 18 05:56:43 PM PDT 24 Jul 18 05:57:38 PM PDT 24 74106011023 ps
T373 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.2107432404 Jul 18 05:55:43 PM PDT 24 Jul 18 05:56:50 PM PDT 24 61746491759 ps
T155 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.1792640355 Jul 18 05:55:28 PM PDT 24 Jul 18 05:55:32 PM PDT 24 3534332823 ps
T452 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.3460844441 Jul 18 05:55:36 PM PDT 24 Jul 18 05:55:41 PM PDT 24 2531133221 ps
T342 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.302259650 Jul 18 05:56:06 PM PDT 24 Jul 18 05:57:48 PM PDT 24 79570895786 ps
T453 /workspace/coverage/default/3.sysrst_ctrl_smoke.83903892 Jul 18 05:54:59 PM PDT 24 Jul 18 05:55:07 PM PDT 24 2124654998 ps
T454 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.3471668197 Jul 18 05:56:22 PM PDT 24 Jul 18 05:56:28 PM PDT 24 3179300909 ps
T455 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.1867005756 Jul 18 05:56:29 PM PDT 24 Jul 18 05:56:45 PM PDT 24 4137801226 ps
T81 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.2269554533 Jul 18 05:55:54 PM PDT 24 Jul 18 05:56:55 PM PDT 24 96300070945 ps
T456 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.1058293574 Jul 18 05:55:25 PM PDT 24 Jul 18 05:55:32 PM PDT 24 2248037549 ps
T457 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.815442016 Jul 18 05:55:29 PM PDT 24 Jul 18 05:55:38 PM PDT 24 3267747984 ps
T458 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.2634070213 Jul 18 05:56:26 PM PDT 24 Jul 18 05:56:53 PM PDT 24 461133396591 ps
T258 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.4135241127 Jul 18 05:55:56 PM PDT 24 Jul 18 05:56:12 PM PDT 24 52732709240 ps
T459 /workspace/coverage/default/6.sysrst_ctrl_alert_test.751822570 Jul 18 05:55:07 PM PDT 24 Jul 18 05:55:10 PM PDT 24 2044799987 ps
T460 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2355793939 Jul 18 05:56:12 PM PDT 24 Jul 18 05:56:17 PM PDT 24 2024954949 ps
T461 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.505917683 Jul 18 05:56:28 PM PDT 24 Jul 18 05:56:39 PM PDT 24 2866344236 ps
T462 /workspace/coverage/default/24.sysrst_ctrl_alert_test.3283061652 Jul 18 05:55:55 PM PDT 24 Jul 18 05:56:04 PM PDT 24 2056696065 ps
T334 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.489864886 Jul 18 05:55:39 PM PDT 24 Jul 18 05:57:10 PM PDT 24 68147190784 ps
T463 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.242132677 Jul 18 05:55:34 PM PDT 24 Jul 18 05:55:41 PM PDT 24 2522789698 ps
T464 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.3130450001 Jul 18 05:55:28 PM PDT 24 Jul 18 05:55:33 PM PDT 24 2517659979 ps
T465 /workspace/coverage/default/12.sysrst_ctrl_smoke.1683755063 Jul 18 05:55:43 PM PDT 24 Jul 18 05:55:50 PM PDT 24 2124783693 ps
T296 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.1488610420 Jul 18 05:56:05 PM PDT 24 Jul 18 05:59:06 PM PDT 24 285739265800 ps
T466 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.2674129462 Jul 18 05:55:23 PM PDT 24 Jul 18 05:55:26 PM PDT 24 2561473539 ps
T467 /workspace/coverage/default/28.sysrst_ctrl_smoke.3015933354 Jul 18 05:55:51 PM PDT 24 Jul 18 05:56:00 PM PDT 24 2143620508 ps
T369 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.490561257 Jul 18 05:56:43 PM PDT 24 Jul 18 05:59:32 PM PDT 24 127662033056 ps
T143 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.1342622887 Jul 18 05:55:43 PM PDT 24 Jul 18 05:57:11 PM PDT 24 144261483688 ps
T468 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.2715213430 Jul 18 05:56:00 PM PDT 24 Jul 18 05:56:08 PM PDT 24 5662070827 ps
T469 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.1461588221 Jul 18 05:56:48 PM PDT 24 Jul 18 05:57:15 PM PDT 24 30109431930 ps
T470 /workspace/coverage/default/40.sysrst_ctrl_stress_all.398093743 Jul 18 05:56:24 PM PDT 24 Jul 18 05:56:44 PM PDT 24 6473292726 ps
T471 /workspace/coverage/default/3.sysrst_ctrl_stress_all.636267702 Jul 18 05:55:02 PM PDT 24 Jul 18 05:55:41 PM PDT 24 12518375122 ps
T472 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.1623696262 Jul 18 05:56:33 PM PDT 24 Jul 18 05:56:55 PM PDT 24 22609840031 ps
T473 /workspace/coverage/default/39.sysrst_ctrl_stress_all.3912937715 Jul 18 05:56:32 PM PDT 24 Jul 18 05:56:54 PM PDT 24 12540244493 ps
T474 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.2747835864 Jul 18 05:56:24 PM PDT 24 Jul 18 05:56:30 PM PDT 24 2840266260 ps
T119 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.1674485098 Jul 18 05:56:14 PM PDT 24 Jul 18 05:56:25 PM PDT 24 5803409106 ps
T475 /workspace/coverage/default/8.sysrst_ctrl_stress_all.2430964047 Jul 18 05:55:40 PM PDT 24 Jul 18 05:55:59 PM PDT 24 6511594008 ps
T476 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.2583843680 Jul 18 05:55:23 PM PDT 24 Jul 18 05:55:30 PM PDT 24 2193612129 ps
T477 /workspace/coverage/default/17.sysrst_ctrl_alert_test.160342700 Jul 18 05:55:47 PM PDT 24 Jul 18 05:56:04 PM PDT 24 2012428679 ps
T478 /workspace/coverage/default/11.sysrst_ctrl_alert_test.2068946315 Jul 18 05:55:42 PM PDT 24 Jul 18 05:55:51 PM PDT 24 2011518127 ps
T120 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.1422077790 Jul 18 05:56:45 PM PDT 24 Jul 18 05:57:03 PM PDT 24 7240058081 ps
T479 /workspace/coverage/default/21.sysrst_ctrl_alert_test.2101813706 Jul 18 05:55:49 PM PDT 24 Jul 18 05:56:02 PM PDT 24 2015210619 ps
T480 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.1206885284 Jul 18 05:56:12 PM PDT 24 Jul 18 05:56:18 PM PDT 24 3424728228 ps
T481 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.337539745 Jul 18 05:55:34 PM PDT 24 Jul 18 05:55:39 PM PDT 24 2634348047 ps
T482 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.2909930054 Jul 18 05:55:17 PM PDT 24 Jul 18 05:55:25 PM PDT 24 2187729507 ps
T144 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.2341362847 Jul 18 05:56:21 PM PDT 24 Jul 18 05:56:36 PM PDT 24 5847260659 ps
T483 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.428842057 Jul 18 05:55:41 PM PDT 24 Jul 18 05:56:01 PM PDT 24 27259549524 ps
T484 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.1767623463 Jul 18 05:56:34 PM PDT 24 Jul 18 05:56:41 PM PDT 24 2696832428 ps
T349 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.2775424945 Jul 18 05:56:42 PM PDT 24 Jul 18 05:58:03 PM PDT 24 119695249185 ps
T79 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.2174539125 Jul 18 05:56:22 PM PDT 24 Jul 18 05:57:49 PM PDT 24 69516835874 ps
T485 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.486687520 Jul 18 05:55:50 PM PDT 24 Jul 18 05:56:05 PM PDT 24 2510559922 ps
T486 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.526866795 Jul 18 05:55:51 PM PDT 24 Jul 18 05:56:04 PM PDT 24 3671560389 ps
T487 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.3506107699 Jul 18 05:55:20 PM PDT 24 Jul 18 05:55:29 PM PDT 24 2444653655 ps
T488 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.1274518474 Jul 18 05:56:41 PM PDT 24 Jul 18 05:56:51 PM PDT 24 2527103147 ps
T489 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.1053489143 Jul 18 05:56:29 PM PDT 24 Jul 18 05:56:41 PM PDT 24 2509365888 ps
T255 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.1371210757 Jul 18 05:55:16 PM PDT 24 Jul 18 05:59:19 PM PDT 24 193508635655 ps
T490 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2485971219 Jul 18 05:56:14 PM PDT 24 Jul 18 05:56:19 PM PDT 24 2240861735 ps
T491 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.1057315823 Jul 18 05:55:35 PM PDT 24 Jul 18 05:55:40 PM PDT 24 2492843768 ps
T492 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.1530946981 Jul 18 05:56:31 PM PDT 24 Jul 18 06:02:26 PM PDT 24 319739051230 ps
T493 /workspace/coverage/default/37.sysrst_ctrl_alert_test.2091074116 Jul 18 05:56:25 PM PDT 24 Jul 18 05:56:35 PM PDT 24 2010229066 ps
T494 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.4115598239 Jul 18 05:56:48 PM PDT 24 Jul 18 05:57:12 PM PDT 24 38972076773 ps
T495 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.4126431124 Jul 18 05:56:21 PM PDT 24 Jul 18 05:56:24 PM PDT 24 2536671806 ps
T496 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.2436473925 Jul 18 05:55:32 PM PDT 24 Jul 18 05:56:10 PM PDT 24 25835185482 ps
T156 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.1889860315 Jul 18 05:55:47 PM PDT 24 Jul 18 05:56:04 PM PDT 24 3849998915 ps
T217 /workspace/coverage/default/35.sysrst_ctrl_alert_test.772499574 Jul 18 05:56:13 PM PDT 24 Jul 18 05:56:22 PM PDT 24 2016896438 ps
T218 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.1303414936 Jul 18 05:55:42 PM PDT 24 Jul 18 05:55:50 PM PDT 24 4439737557 ps
T219 /workspace/coverage/default/15.sysrst_ctrl_alert_test.1274076207 Jul 18 05:55:40 PM PDT 24 Jul 18 05:55:49 PM PDT 24 2014499015 ps
T220 /workspace/coverage/default/25.sysrst_ctrl_smoke.779782368 Jul 18 05:55:48 PM PDT 24 Jul 18 05:55:58 PM PDT 24 2126261366 ps
T221 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.2218956492 Jul 18 05:55:42 PM PDT 24 Jul 18 05:55:50 PM PDT 24 3422360029 ps
T222 /workspace/coverage/default/34.sysrst_ctrl_smoke.1224917372 Jul 18 05:56:38 PM PDT 24 Jul 18 05:56:51 PM PDT 24 2107969083 ps
T223 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.594161631 Jul 18 05:56:38 PM PDT 24 Jul 18 05:56:51 PM PDT 24 3811977992 ps
T224 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.1684829066 Jul 18 05:56:46 PM PDT 24 Jul 18 05:57:42 PM PDT 24 66517847664 ps
T225 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2637862651 Jul 18 05:56:24 PM PDT 24 Jul 18 06:00:52 PM PDT 24 98001383962 ps
T171 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.508689972 Jul 18 05:54:58 PM PDT 24 Jul 18 05:55:06 PM PDT 24 3048189794 ps
T497 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.1855837145 Jul 18 05:56:41 PM PDT 24 Jul 18 05:57:01 PM PDT 24 3953358712 ps
T121 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.2940356268 Jul 18 05:55:09 PM PDT 24 Jul 18 05:58:17 PM PDT 24 505034961206 ps
T498 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.3305796248 Jul 18 05:56:35 PM PDT 24 Jul 18 06:01:12 PM PDT 24 227005694521 ps
T499 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.1608238846 Jul 18 05:55:51 PM PDT 24 Jul 18 05:56:05 PM PDT 24 2459708698 ps
T343 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.484076629 Jul 18 05:56:29 PM PDT 24 Jul 18 05:58:33 PM PDT 24 159158916413 ps
T356 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.2706286887 Jul 18 05:56:45 PM PDT 24 Jul 18 05:58:43 PM PDT 24 160224294585 ps
T500 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.1883997477 Jul 18 05:55:48 PM PDT 24 Jul 18 05:56:00 PM PDT 24 2469036017 ps
T501 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.1264831196 Jul 18 05:56:40 PM PDT 24 Jul 18 05:56:53 PM PDT 24 3554008503 ps
T502 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.2125300835 Jul 18 05:55:43 PM PDT 24 Jul 18 05:55:50 PM PDT 24 2731501086 ps
T503 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.139239601 Jul 18 05:55:49 PM PDT 24 Jul 18 05:59:13 PM PDT 24 356104411738 ps
T504 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.3105425752 Jul 18 05:55:13 PM PDT 24 Jul 18 05:55:20 PM PDT 24 2181258409 ps
T505 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.2855841856 Jul 18 05:56:13 PM PDT 24 Jul 18 05:56:23 PM PDT 24 2147730640 ps
T506 /workspace/coverage/default/27.sysrst_ctrl_smoke.870399052 Jul 18 05:55:55 PM PDT 24 Jul 18 05:56:04 PM PDT 24 2154382094 ps
T297 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.86111823 Jul 18 05:55:01 PM PDT 24 Jul 18 05:56:36 PM PDT 24 75756434029 ps
T507 /workspace/coverage/default/1.sysrst_ctrl_alert_test.1619859263 Jul 18 05:54:57 PM PDT 24 Jul 18 05:55:05 PM PDT 24 2023764161 ps
T508 /workspace/coverage/default/36.sysrst_ctrl_alert_test.4158105976 Jul 18 05:56:23 PM PDT 24 Jul 18 05:56:32 PM PDT 24 2013962755 ps
T266 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.776543139 Jul 18 05:55:08 PM PDT 24 Jul 18 05:55:38 PM PDT 24 42108830142 ps
T509 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.2527087374 Jul 18 05:55:46 PM PDT 24 Jul 18 05:55:57 PM PDT 24 7152139515 ps
T510 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.4059556390 Jul 18 05:55:52 PM PDT 24 Jul 18 05:56:01 PM PDT 24 2159076866 ps
T339 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.4099354445 Jul 18 05:55:46 PM PDT 24 Jul 18 05:58:09 PM PDT 24 97875102060 ps
T511 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.3911878611 Jul 18 05:56:05 PM PDT 24 Jul 18 05:56:12 PM PDT 24 3931405953 ps
T512 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.1323227694 Jul 18 05:55:55 PM PDT 24 Jul 18 05:56:05 PM PDT 24 2432876043 ps
T194 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.612718505 Jul 18 05:55:18 PM PDT 24 Jul 18 05:55:25 PM PDT 24 2599529386 ps
T513 /workspace/coverage/default/23.sysrst_ctrl_smoke.369567663 Jul 18 05:55:48 PM PDT 24 Jul 18 05:55:58 PM PDT 24 2149343709 ps
T304 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.4098341734 Jul 18 05:56:02 PM PDT 24 Jul 18 05:59:10 PM PDT 24 77495344989 ps
T308 /workspace/coverage/default/25.sysrst_ctrl_alert_test.1148601950 Jul 18 05:55:56 PM PDT 24 Jul 18 05:56:04 PM PDT 24 2033858367 ps
T309 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.578137241 Jul 18 05:56:45 PM PDT 24 Jul 18 05:59:08 PM PDT 24 53683767153 ps
T310 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.3254703358 Jul 18 05:56:23 PM PDT 24 Jul 18 05:56:37 PM PDT 24 3993574567 ps
T311 /workspace/coverage/default/27.sysrst_ctrl_combo_detect_with_pre_cond.297693643 Jul 18 05:56:07 PM PDT 24 Jul 18 05:58:19 PM PDT 24 97437849383 ps
T312 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.3356806412 Jul 18 05:55:52 PM PDT 24 Jul 18 05:56:02 PM PDT 24 2472212978 ps
T313 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.2276060355 Jul 18 05:54:58 PM PDT 24 Jul 18 05:55:08 PM PDT 24 2478657351 ps
T314 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.3452154964 Jul 18 05:56:16 PM PDT 24 Jul 18 05:56:34 PM PDT 24 5354808950 ps
T165 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.27086945 Jul 18 05:55:34 PM PDT 24 Jul 18 05:55:45 PM PDT 24 2649330108 ps
T315 /workspace/coverage/default/39.sysrst_ctrl_alert_test.3142060290 Jul 18 05:56:22 PM PDT 24 Jul 18 05:56:26 PM PDT 24 2068580360 ps
T514 /workspace/coverage/default/33.sysrst_ctrl_stress_all.187792800 Jul 18 05:56:22 PM PDT 24 Jul 18 05:56:43 PM PDT 24 15715085813 ps
T122 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.3311580206 Jul 18 05:55:12 PM PDT 24 Jul 18 05:58:50 PM PDT 24 87606848364 ps
T515 /workspace/coverage/default/4.sysrst_ctrl_smoke.882004321 Jul 18 05:55:15 PM PDT 24 Jul 18 05:55:19 PM PDT 24 2120512427 ps
T516 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.2212464926 Jul 18 05:55:44 PM PDT 24 Jul 18 05:55:51 PM PDT 24 9897937229 ps
T517 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.10083554 Jul 18 05:56:24 PM PDT 24 Jul 18 05:56:31 PM PDT 24 2070548363 ps
T518 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.3852111236 Jul 18 05:56:45 PM PDT 24 Jul 18 05:56:56 PM PDT 24 2063890600 ps
T267 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.4208571062 Jul 18 05:54:58 PM PDT 24 Jul 18 05:56:51 PM PDT 24 42012717986 ps
T98 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.2123966900 Jul 18 05:54:59 PM PDT 24 Jul 18 06:00:59 PM PDT 24 129573570689 ps
T519 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.3011150514 Jul 18 05:55:08 PM PDT 24 Jul 18 05:55:12 PM PDT 24 3167594983 ps
T520 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.1036954396 Jul 18 05:56:48 PM PDT 24 Jul 18 05:57:42 PM PDT 24 121928985337 ps
T244 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.2737187210 Jul 18 05:55:45 PM PDT 24 Jul 18 05:57:35 PM PDT 24 172248883792 ps
T145 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.2125818980 Jul 18 05:55:38 PM PDT 24 Jul 18 05:55:46 PM PDT 24 2358218536 ps
T521 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.2715156487 Jul 18 05:56:26 PM PDT 24 Jul 18 05:56:37 PM PDT 24 2468442087 ps
T522 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.3768544729 Jul 18 05:56:35 PM PDT 24 Jul 18 05:56:48 PM PDT 24 2459276203 ps
T99 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.3968552692 Jul 18 05:56:39 PM PDT 24 Jul 18 05:56:50 PM PDT 24 3816925175 ps
T226 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.915015316 Jul 18 05:55:01 PM PDT 24 Jul 18 05:55:09 PM PDT 24 3180661791 ps
T523 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.2672146424 Jul 18 05:55:42 PM PDT 24 Jul 18 05:55:54 PM PDT 24 2479974870 ps
T524 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.515491034 Jul 18 05:55:51 PM PDT 24 Jul 18 05:56:06 PM PDT 24 2613398608 ps
T525 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.3630020314 Jul 18 05:56:43 PM PDT 24 Jul 18 05:57:02 PM PDT 24 127707680100 ps
T526 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.53057598 Jul 18 05:56:43 PM PDT 24 Jul 18 05:56:57 PM PDT 24 2614275969 ps
T527 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.1483291158 Jul 18 05:55:50 PM PDT 24 Jul 18 05:56:07 PM PDT 24 2644508354 ps
T528 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.3203983326 Jul 18 05:55:53 PM PDT 24 Jul 18 05:56:04 PM PDT 24 2623179135 ps
T364 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.2371543704 Jul 18 05:56:47 PM PDT 24 Jul 18 05:57:46 PM PDT 24 121931445578 ps
T166 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.3056708387 Jul 18 05:56:36 PM PDT 24 Jul 18 06:00:25 PM PDT 24 1942332377444 ps
T359 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.3513348075 Jul 18 05:56:44 PM PDT 24 Jul 18 05:58:20 PM PDT 24 114603992320 ps
T529 /workspace/coverage/default/8.sysrst_ctrl_alert_test.2095095543 Jul 18 05:55:41 PM PDT 24 Jul 18 05:55:45 PM PDT 24 2048329352 ps
T298 /workspace/coverage/default/18.sysrst_ctrl_stress_all_with_rand_reset.1008404235 Jul 18 05:55:51 PM PDT 24 Jul 18 05:56:40 PM PDT 24 25311486925 ps
T348 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.95566093 Jul 18 05:55:40 PM PDT 24 Jul 18 05:57:45 PM PDT 24 135780962040 ps
T367 /workspace/coverage/default/46.sysrst_ctrl_stress_all.1175781756 Jul 18 05:56:45 PM PDT 24 Jul 18 06:03:51 PM PDT 24 171220556208 ps
T530 /workspace/coverage/default/20.sysrst_ctrl_smoke.164358886 Jul 18 05:55:48 PM PDT 24 Jul 18 05:55:58 PM PDT 24 2145157643 ps
T374 /workspace/coverage/default/11.sysrst_ctrl_stress_all.2949749251 Jul 18 05:55:34 PM PDT 24 Jul 18 05:57:03 PM PDT 24 146283983298 ps
T531 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.3816014942 Jul 18 05:56:41 PM PDT 24 Jul 18 05:56:53 PM PDT 24 2230231326 ps
T168 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.2072274053 Jul 18 05:55:40 PM PDT 24 Jul 18 05:58:15 PM PDT 24 225299628681 ps
T532 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.1015722383 Jul 18 05:56:08 PM PDT 24 Jul 18 05:56:12 PM PDT 24 2752505929 ps
T533 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.2032848762 Jul 18 05:56:19 PM PDT 24 Jul 18 05:56:23 PM PDT 24 3770962813 ps
T534 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.4012255008 Jul 18 05:56:17 PM PDT 24 Jul 18 05:56:22 PM PDT 24 2625368068 ps
T535 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.1080448705 Jul 18 05:56:22 PM PDT 24 Jul 18 05:57:08 PM PDT 24 156830030673 ps
T536 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.1591030177 Jul 18 05:56:36 PM PDT 24 Jul 18 05:56:49 PM PDT 24 3647923413 ps
T368 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.3786831773 Jul 18 05:56:48 PM PDT 24 Jul 18 05:58:18 PM PDT 24 56045429671 ps
T537 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.2660413591 Jul 18 05:56:17 PM PDT 24 Jul 18 05:56:23 PM PDT 24 2473753778 ps
T538 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.896349697 Jul 18 05:55:52 PM PDT 24 Jul 18 05:56:02 PM PDT 24 2464025976 ps
T539 /workspace/coverage/default/7.sysrst_ctrl_alert_test.2249932888 Jul 18 05:55:18 PM PDT 24 Jul 18 05:55:30 PM PDT 24 2011756158 ps
T344 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.2309146486 Jul 18 05:56:28 PM PDT 24 Jul 18 06:01:45 PM PDT 24 134586295311 ps
T540 /workspace/coverage/default/44.sysrst_ctrl_in_out_inverted.1269575528 Jul 18 05:56:29 PM PDT 24 Jul 18 05:56:41 PM PDT 24 2446615377 ps
T541 /workspace/coverage/default/10.sysrst_ctrl_alert_test.25982974 Jul 18 05:55:32 PM PDT 24 Jul 18 05:55:36 PM PDT 24 2049015989 ps
T172 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.1452856568 Jul 18 05:56:31 PM PDT 24 Jul 18 05:56:43 PM PDT 24 2498111699 ps
T542 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.1278267911 Jul 18 05:55:25 PM PDT 24 Jul 18 05:55:28 PM PDT 24 2154516373 ps
T543 /workspace/coverage/default/24.sysrst_ctrl_smoke.2928571079 Jul 18 05:55:44 PM PDT 24 Jul 18 05:55:54 PM PDT 24 2118576746 ps
T544 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.2742955713 Jul 18 05:55:49 PM PDT 24 Jul 18 05:56:21 PM PDT 24 36820215123 ps
T545 /workspace/coverage/default/19.sysrst_ctrl_alert_test.2800967563 Jul 18 05:55:43 PM PDT 24 Jul 18 05:55:50 PM PDT 24 2019943450 ps
T546 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.2882038659 Jul 18 05:56:28 PM PDT 24 Jul 18 05:56:41 PM PDT 24 2509782167 ps
T547 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.1932377322 Jul 18 05:55:18 PM PDT 24 Jul 18 05:55:22 PM PDT 24 2629750281 ps
T548 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.4250762098 Jul 18 05:56:43 PM PDT 24 Jul 18 05:56:54 PM PDT 24 2493197799 ps
T347 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.444086596 Jul 18 05:56:07 PM PDT 24 Jul 18 05:58:21 PM PDT 24 222999360856 ps
T549 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.736005075 Jul 18 05:55:33 PM PDT 24 Jul 18 05:55:40 PM PDT 24 2513806828 ps
T550 /workspace/coverage/default/44.sysrst_ctrl_smoke.2776840727 Jul 18 05:56:37 PM PDT 24 Jul 18 05:56:50 PM PDT 24 2113677503 ps
T551 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.2168381083 Jul 18 05:54:56 PM PDT 24 Jul 18 05:58:41 PM PDT 24 178366097514 ps
T552 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.1884027347 Jul 18 05:55:33 PM PDT 24 Jul 18 05:55:38 PM PDT 24 2623089777 ps
T553 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.3224484895 Jul 18 05:55:24 PM PDT 24 Jul 18 05:55:27 PM PDT 24 3818726078 ps
T554 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.3582117733 Jul 18 05:56:21 PM PDT 24 Jul 18 05:56:26 PM PDT 24 2619083133 ps
T555 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.1342665214 Jul 18 05:56:03 PM PDT 24 Jul 18 05:56:08 PM PDT 24 2550741538 ps
T556 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.1452429426 Jul 18 05:55:55 PM PDT 24 Jul 18 06:03:38 PM PDT 24 354407478915 ps
T557 /workspace/coverage/default/30.sysrst_ctrl_smoke.2768992386 Jul 18 05:56:33 PM PDT 24 Jul 18 05:56:44 PM PDT 24 2108341295 ps
T558 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.417361106 Jul 18 05:56:37 PM PDT 24 Jul 18 05:56:48 PM PDT 24 6618101512 ps
T380 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.396899006 Jul 18 05:56:38 PM PDT 24 Jul 18 05:58:04 PM PDT 24 30580354416 ps
T559 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.3724296550 Jul 18 05:55:43 PM PDT 24 Jul 18 05:55:51 PM PDT 24 3820473442 ps
T560 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.2675383004 Jul 18 05:56:42 PM PDT 24 Jul 18 05:56:52 PM PDT 24 3650564768 ps
T157 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.546129724 Jul 18 05:56:27 PM PDT 24 Jul 18 05:56:33 PM PDT 24 4286852206 ps
T561 /workspace/coverage/default/22.sysrst_ctrl_stress_all.4097695768 Jul 18 05:56:21 PM PDT 24 Jul 18 05:56:41 PM PDT 24 6396609538 ps
T562 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.1939849991 Jul 18 05:56:37 PM PDT 24 Jul 18 05:57:16 PM PDT 24 28910695561 ps
T563 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.2033295971 Jul 18 05:56:33 PM PDT 24 Jul 18 05:59:22 PM PDT 24 122112868346 ps
T564 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.1929538910 Jul 18 05:55:43 PM PDT 24 Jul 18 05:55:50 PM PDT 24 2537601301 ps
T100 /workspace/coverage/default/1.sysrst_ctrl_stress_all.3402331403 Jul 18 05:55:03 PM PDT 24 Jul 18 05:55:31 PM PDT 24 153770588480 ps
T565 /workspace/coverage/default/41.sysrst_ctrl_smoke.372848688 Jul 18 05:56:26 PM PDT 24 Jul 18 05:56:32 PM PDT 24 2146215194 ps
T146 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.856015394 Jul 18 05:55:29 PM PDT 24 Jul 18 05:55:34 PM PDT 24 2750039489 ps
T566 /workspace/coverage/default/46.sysrst_ctrl_alert_test.52048013 Jul 18 05:56:46 PM PDT 24 Jul 18 05:56:59 PM PDT 24 2018492990 ps
T567 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.1153391323 Jul 18 05:56:10 PM PDT 24 Jul 18 05:56:22 PM PDT 24 2471480692 ps
T123 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.786884239 Jul 18 05:54:53 PM PDT 24 Jul 18 05:57:10 PM PDT 24 871682681338 ps
T568 /workspace/coverage/default/0.sysrst_ctrl_stress_all.3318019237 Jul 18 05:54:58 PM PDT 24 Jul 18 05:55:06 PM PDT 24 7445546186 ps
T569 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.140943576 Jul 18 05:56:18 PM PDT 24 Jul 18 05:56:24 PM PDT 24 3775275582 ps
T570 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.2530719242 Jul 18 05:56:37 PM PDT 24 Jul 18 05:56:46 PM PDT 24 2528548231 ps
T571 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.719304792 Jul 18 05:56:00 PM PDT 24 Jul 18 05:56:11 PM PDT 24 2464681368 ps
T341 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.3661923175 Jul 18 05:56:00 PM PDT 24 Jul 18 05:58:17 PM PDT 24 55152954159 ps
T572 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.645986794 Jul 18 05:56:46 PM PDT 24 Jul 18 05:57:26 PM PDT 24 55052441907 ps
T260 /workspace/coverage/default/45.sysrst_ctrl_stress_all.523544324 Jul 18 05:56:28 PM PDT 24 Jul 18 05:59:20 PM PDT 24 63162513137 ps
T573 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.2022575388 Jul 18 05:56:18 PM PDT 24 Jul 18 05:56:28 PM PDT 24 7294854192 ps
T574 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.3300974521 Jul 18 05:55:20 PM PDT 24 Jul 18 05:55:22 PM PDT 24 2529273105 ps
T575 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.69204022 Jul 18 05:56:07 PM PDT 24 Jul 18 05:56:15 PM PDT 24 2514631569 ps
T576 /workspace/coverage/default/15.sysrst_ctrl_smoke.251753634 Jul 18 05:55:47 PM PDT 24 Jul 18 05:55:56 PM PDT 24 2164958505 ps
T577 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.3017195038 Jul 18 05:56:28 PM PDT 24 Jul 18 05:56:37 PM PDT 24 2529132910 ps
T578 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.945768730 Jul 18 05:55:35 PM PDT 24 Jul 18 05:55:43 PM PDT 24 5544038050 ps
T579 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.3574156310 Jul 18 05:56:06 PM PDT 24 Jul 18 05:56:17 PM PDT 24 3169452536 ps
T363 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.2532333044 Jul 18 05:56:45 PM PDT 24 Jul 18 05:59:42 PM PDT 24 133107126733 ps
T580 /workspace/coverage/default/43.sysrst_ctrl_smoke.2949734089 Jul 18 05:56:34 PM PDT 24 Jul 18 05:56:42 PM PDT 24 2123279977 ps
T299 /workspace/coverage/default/2.sysrst_ctrl_stress_all_with_rand_reset.3168793482 Jul 18 05:55:01 PM PDT 24 Jul 18 05:55:46 PM PDT 24 29627024164 ps
T581 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.716856892 Jul 18 05:56:30 PM PDT 24 Jul 18 05:56:43 PM PDT 24 2475283019 ps
T84 /workspace/coverage/default/20.sysrst_ctrl_stress_all_with_rand_reset.1505115530 Jul 18 05:56:00 PM PDT 24 Jul 18 05:57:00 PM PDT 24 347886206039 ps
T361 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.2792390498 Jul 18 05:55:26 PM PDT 24 Jul 18 05:58:16 PM PDT 24 65546771019 ps
T582 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.1278292421 Jul 18 05:56:29 PM PDT 24 Jul 18 05:56:38 PM PDT 24 8242138206 ps
T583 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.1442213486 Jul 18 05:56:07 PM PDT 24 Jul 18 05:57:28 PM PDT 24 32258473438 ps
T584 /workspace/coverage/default/32.sysrst_ctrl_smoke.3613524998 Jul 18 05:56:17 PM PDT 24 Jul 18 05:56:22 PM PDT 24 2133065108 ps
T585 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.150626041 Jul 18 05:54:52 PM PDT 24 Jul 18 05:55:01 PM PDT 24 2448575568 ps
T586 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.241346776 Jul 18 05:56:46 PM PDT 24 Jul 18 05:58:48 PM PDT 24 58364750914 ps
T366 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.2220431317 Jul 18 05:56:41 PM PDT 24 Jul 18 05:58:06 PM PDT 24 58313467224 ps
T587 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1232897339 Jul 18 05:56:57 PM PDT 24 Jul 18 05:58:11 PM PDT 24 26329081306 ps
T588 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.555335004 Jul 18 05:56:43 PM PDT 24 Jul 18 05:57:47 PM PDT 24 79206813963 ps
T381 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.2944655719 Jul 18 05:56:45 PM PDT 24 Jul 18 05:58:19 PM PDT 24 121110616291 ps
T101 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.218816992 Jul 18 05:56:14 PM PDT 24 Jul 18 06:00:33 PM PDT 24 102025971026 ps
T589 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.3293472369 Jul 18 05:55:31 PM PDT 24 Jul 18 05:55:36 PM PDT 24 2536703657 ps
T147 /workspace/coverage/default/47.sysrst_ctrl_stress_all.3375521921 Jul 18 05:56:42 PM PDT 24 Jul 18 05:57:09 PM PDT 24 9386134088 ps
T590 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.2325680747 Jul 18 05:55:08 PM PDT 24 Jul 18 05:55:14 PM PDT 24 2460555622 ps
T591 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2594769003 Jul 18 05:55:50 PM PDT 24 Jul 18 05:56:00 PM PDT 24 2636391709 ps
T592 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.4255633801 Jul 18 05:55:00 PM PDT 24 Jul 18 05:55:08 PM PDT 24 5337573286 ps
T593 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.236830626 Jul 18 05:55:48 PM PDT 24 Jul 18 05:55:59 PM PDT 24 3622318880 ps
T251 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.2494366835 Jul 18 05:56:43 PM PDT 24 Jul 18 05:58:24 PM PDT 24 134841913064 ps
T594 /workspace/coverage/default/5.sysrst_ctrl_smoke.2741816716 Jul 18 05:55:09 PM PDT 24 Jul 18 05:55:13 PM PDT 24 2119205212 ps
T595 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.3743709281 Jul 18 05:55:31 PM PDT 24 Jul 18 05:55:39 PM PDT 24 2085996987 ps
T596 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.3410637700 Jul 18 05:56:10 PM PDT 24 Jul 18 05:56:20 PM PDT 24 2474335411 ps
T597 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.824517385 Jul 18 05:56:30 PM PDT 24 Jul 18 05:56:37 PM PDT 24 2462109696 ps
T306 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.567386996 Jul 18 05:56:28 PM PDT 24 Jul 18 05:57:33 PM PDT 24 45780429597 ps
T598 /workspace/coverage/default/28.sysrst_ctrl_alert_test.1410093092 Jul 18 05:56:09 PM PDT 24 Jul 18 05:56:13 PM PDT 24 2029210912 ps
T599 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.3644075485 Jul 18 05:55:39 PM PDT 24 Jul 18 05:57:20 PM PDT 24 39382634598 ps
T600 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.4109828561 Jul 18 05:55:45 PM PDT 24 Jul 18 06:01:06 PM PDT 24 116101662894 ps
T601 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.959532008 Jul 18 05:56:34 PM PDT 24 Jul 18 05:56:47 PM PDT 24 2510461633 ps
T602 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.1036338084 Jul 18 05:56:24 PM PDT 24 Jul 18 05:56:35 PM PDT 24 2614833362 ps
T603 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.87514144 Jul 18 05:56:23 PM PDT 24 Jul 18 05:56:29 PM PDT 24 3285664978 ps
T604 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.2981272543 Jul 18 05:55:35 PM PDT 24 Jul 18 05:58:00 PM PDT 24 218756285004 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%