Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered50.49
Success102399.51
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001124636748231717800
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001124636188534000
tb.dut.tlul_assert_device.gen_device.contigMask_M 0011246367481039542300
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00112463674817458500
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001124636188584300
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0011246367481245202600
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00112463674850942000
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0011246367481245202600
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00112463674850942000
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00112463674850942000
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00112463674850942000
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001124636188356500
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001124636188315700
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0091191100
tb.dut.u_reg.en2addrHit 00112463618825184700
tb.dut.u_reg.reAfterRv 00112463618825184700
tb.dut.u_reg.rePulse 00112463618813435900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 001124636188101548100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001124636188120900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188120900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798120900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798114500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188121400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 00112463618889608300
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001124636188108200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188108200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798108200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798101700
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188108600
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001124636188153556300
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001124636188175800
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188175800
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798175800
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798169600
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188176400
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001124636188143817500
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001124636188167400
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188167400
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798167400
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798160900
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188168000
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001124636188143090000
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001124636188170400
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188170400
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798170400
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798164200
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188171000
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001124636188142776400
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001124636188167300
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188167300
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798167300
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798160600
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188167800
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001124636188149676400
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001124636188173500
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188173500
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798173500
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798167000
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188173900
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001124636188142830200
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001124636188168200
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188168200
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798168200
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798161700
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188168800
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001124636188143555200
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001124636188169200
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188169200
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798169200
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798162500
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188169500
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001124636188142184700
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001124636188168400
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188168400
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798168400
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798161900
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188168800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 00112463618893042300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001124636188111700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188111700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798111700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798105300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188112000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 00112463618889826500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001124636188107200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188107200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798107200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798100800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188107800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 00112463618889461900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001124636188109800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188109800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798109800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798103300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188110200
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 00112463618888501700
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001124636188110600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188110600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798110600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798103900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188111100
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001124636188571404400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001124636188665700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188665700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798665700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798658800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188666100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001124636188570349800
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001124636188669300
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188669300
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798669300
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798662700
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188669700
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001124636188550010900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001124636188658500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188658500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798658500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798651600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188659000
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001124636188544539200
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001124636188653500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188653500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798653500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798646500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188654100
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001124636188634584600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001124636188729600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188729600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798729600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798722400
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188729900
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001124636188625315000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001124636188725000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188725000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798725000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798717900
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188725600
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001124636188608300800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001124636188715800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188715800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798715800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798708900
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188716200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001124636188596977200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001124636188706300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188706300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798706300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798699400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188706800
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001124636188158189500
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001124636188184500
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188184500
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798184500
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798177900
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188185000
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 00112463618880206300
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 00112463618895100
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00112463618895100
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00624779895100
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00624779888600
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00112463618895500
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001124636188155237200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001124636188182000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188182000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798182000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798176000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188182400
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001124636188242414500
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001124636188281700
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188281700
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798281700
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798275400
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188282300
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001124636188545831700
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001124636188592300
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188592300
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798592300
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798585800
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188593000
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001124636188655105500
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001124636188702300
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188702300
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798702300
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798695700
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188703100
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001124636188545870200
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001124636188586700
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001124636188586700
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006247798586700
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798580500
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188587500
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0091191100
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0091191100
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0091191100
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0091191100
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0091191100
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 00112463618877366800
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 00112463618889900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00112463618889900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00624779889900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00624779883900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00112463618890400
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 00112463618880418700
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 00112463618891800
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00112463618891800
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00624779891800
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00624779885300
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00112463618892200
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 00112463618883270000
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 00112463618896400
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00112463618896400
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00624779896400
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00624779890100
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00112463618897000
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 00112463618880441800
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 00112463618893100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00112463618893100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00624779893100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00624779886600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00112463618893600
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 001124636188117552900
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 006247798541242800
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001124636188122200
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001124636188112287438700
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0062477988320911
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00624779883200
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001124636188205400
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 006247798113900
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 006247798115600
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001124636188122900
tb.dut.u_reg.wePulse 00112463618811748800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 00600571428200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 00600571422281000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 006005714535954100
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 006005714500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 00600571491600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 00600571412400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 006005714513032400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 006005714513253500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 00600571415500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 00600571412900
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%