Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.38 99.51 96.46 100.00 99.36 99.00 99.90 94.43


Total test records in report: 916
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T182 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.1509502489 Jul 31 07:33:21 PM PDT 24 Jul 31 07:33:30 PM PDT 24 4556933292 ps
T637 /workspace/coverage/default/22.sysrst_ctrl_alert_test.911586668 Jul 31 07:32:28 PM PDT 24 Jul 31 07:32:34 PM PDT 24 2012339833 ps
T638 /workspace/coverage/default/37.sysrst_ctrl_smoke.1741674427 Jul 31 07:33:16 PM PDT 24 Jul 31 07:33:19 PM PDT 24 2118640264 ps
T639 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.2811900935 Jul 31 07:31:27 PM PDT 24 Jul 31 07:31:35 PM PDT 24 2460113903 ps
T207 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.2679269490 Jul 31 07:32:04 PM PDT 24 Jul 31 07:32:06 PM PDT 24 4200169737 ps
T209 /workspace/coverage/default/38.sysrst_ctrl_stress_all.3249402530 Jul 31 07:33:22 PM PDT 24 Jul 31 07:34:02 PM PDT 24 260405903854 ps
T210 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.4005659392 Jul 31 07:33:56 PM PDT 24 Jul 31 07:33:59 PM PDT 24 2453825748 ps
T211 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.2938856105 Jul 31 07:32:46 PM PDT 24 Jul 31 07:32:51 PM PDT 24 11970856752 ps
T67 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.2041520822 Jul 31 07:31:16 PM PDT 24 Jul 31 07:32:34 PM PDT 24 31536938763 ps
T212 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.4264435279 Jul 31 07:32:03 PM PDT 24 Jul 31 07:32:06 PM PDT 24 2516310896 ps
T213 /workspace/coverage/default/33.sysrst_ctrl_alert_test.3153782096 Jul 31 07:33:04 PM PDT 24 Jul 31 07:33:10 PM PDT 24 2010914430 ps
T214 /workspace/coverage/default/25.sysrst_ctrl_stress_all.4004291769 Jul 31 07:32:38 PM PDT 24 Jul 31 07:32:56 PM PDT 24 6824799233 ps
T215 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.49435615 Jul 31 07:32:50 PM PDT 24 Jul 31 07:34:04 PM PDT 24 127143689718 ps
T216 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.2533653921 Jul 31 07:32:36 PM PDT 24 Jul 31 07:33:14 PM PDT 24 27339099431 ps
T640 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.5898191 Jul 31 07:32:37 PM PDT 24 Jul 31 07:32:38 PM PDT 24 3700169230 ps
T641 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.1025013839 Jul 31 07:32:14 PM PDT 24 Jul 31 07:32:19 PM PDT 24 3228537516 ps
T322 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.1432710451 Jul 31 07:31:41 PM PDT 24 Jul 31 07:40:40 PM PDT 24 204311433476 ps
T642 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.1740627307 Jul 31 07:32:04 PM PDT 24 Jul 31 07:32:07 PM PDT 24 2032630606 ps
T349 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.3678607650 Jul 31 07:31:56 PM PDT 24 Jul 31 07:32:09 PM PDT 24 9465623529 ps
T389 /workspace/coverage/default/28.sysrst_ctrl_combo_detect_with_pre_cond.1892816779 Jul 31 07:32:43 PM PDT 24 Jul 31 07:35:10 PM PDT 24 61183972533 ps
T219 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.106318671 Jul 31 07:33:17 PM PDT 24 Jul 31 07:33:20 PM PDT 24 3301127967 ps
T643 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.519132905 Jul 31 07:33:59 PM PDT 24 Jul 31 07:35:05 PM PDT 24 99011453129 ps
T644 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.2501708837 Jul 31 07:33:30 PM PDT 24 Jul 31 07:33:41 PM PDT 24 3813650868 ps
T645 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.4207343629 Jul 31 07:33:22 PM PDT 24 Jul 31 07:33:24 PM PDT 24 2490418007 ps
T646 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.3704080551 Jul 31 07:31:18 PM PDT 24 Jul 31 07:31:24 PM PDT 24 2158179043 ps
T647 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.2824514428 Jul 31 07:31:49 PM PDT 24 Jul 31 07:31:56 PM PDT 24 2440328266 ps
T648 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.35034197 Jul 31 07:33:57 PM PDT 24 Jul 31 07:34:05 PM PDT 24 3280311591 ps
T649 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.4155402063 Jul 31 07:33:20 PM PDT 24 Jul 31 07:33:21 PM PDT 24 2535667302 ps
T650 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.1527000994 Jul 31 07:33:22 PM PDT 24 Jul 31 07:35:51 PM PDT 24 240312007276 ps
T651 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.1001134037 Jul 31 07:33:30 PM PDT 24 Jul 31 07:33:32 PM PDT 24 2826411753 ps
T652 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.581062972 Jul 31 07:32:21 PM PDT 24 Jul 31 07:32:22 PM PDT 24 3866854636 ps
T653 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.843163434 Jul 31 07:33:56 PM PDT 24 Jul 31 07:34:04 PM PDT 24 3178636907 ps
T654 /workspace/coverage/default/25.sysrst_ctrl_smoke.765103210 Jul 31 07:32:37 PM PDT 24 Jul 31 07:32:39 PM PDT 24 2123298340 ps
T125 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.3746758720 Jul 31 07:33:29 PM PDT 24 Jul 31 07:33:31 PM PDT 24 11805807580 ps
T655 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.3239765805 Jul 31 07:32:53 PM PDT 24 Jul 31 07:35:27 PM PDT 24 130394017732 ps
T656 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.1387141810 Jul 31 07:32:11 PM PDT 24 Jul 31 07:32:12 PM PDT 24 2731919200 ps
T358 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.2522552328 Jul 31 07:31:24 PM PDT 24 Jul 31 07:32:36 PM PDT 24 29097830452 ps
T657 /workspace/coverage/default/39.sysrst_ctrl_smoke.3903345689 Jul 31 07:33:21 PM PDT 24 Jul 31 07:33:23 PM PDT 24 2126766981 ps
T658 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.3207222730 Jul 31 07:31:48 PM PDT 24 Jul 31 07:32:42 PM PDT 24 215104314458 ps
T262 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.2763849443 Jul 31 07:33:13 PM PDT 24 Jul 31 07:33:20 PM PDT 24 2961317689 ps
T343 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.963576852 Jul 31 07:31:34 PM PDT 24 Jul 31 07:33:17 PM PDT 24 42009810278 ps
T659 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.3310505888 Jul 31 07:33:52 PM PDT 24 Jul 31 07:33:59 PM PDT 24 2246638778 ps
T660 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.24744869 Jul 31 07:32:42 PM PDT 24 Jul 31 07:32:44 PM PDT 24 2522978499 ps
T661 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.4148324460 Jul 31 07:33:39 PM PDT 24 Jul 31 07:33:46 PM PDT 24 2511012767 ps
T662 /workspace/coverage/default/41.sysrst_ctrl_smoke.742551884 Jul 31 07:33:34 PM PDT 24 Jul 31 07:33:40 PM PDT 24 2108945974 ps
T663 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.3091043734 Jul 31 07:33:37 PM PDT 24 Jul 31 07:33:38 PM PDT 24 2626979500 ps
T664 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.1639240917 Jul 31 07:33:53 PM PDT 24 Jul 31 07:34:24 PM PDT 24 23843297605 ps
T665 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.1671112845 Jul 31 07:32:43 PM PDT 24 Jul 31 07:32:51 PM PDT 24 3212339270 ps
T399 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.611038019 Jul 31 07:32:46 PM PDT 24 Jul 31 07:36:21 PM PDT 24 84339948234 ps
T666 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.2820726074 Jul 31 07:34:02 PM PDT 24 Jul 31 07:35:56 PM PDT 24 46244444886 ps
T667 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.2232700626 Jul 31 07:32:37 PM PDT 24 Jul 31 07:32:46 PM PDT 24 3246499973 ps
T405 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.2444889412 Jul 31 07:34:04 PM PDT 24 Jul 31 07:34:43 PM PDT 24 70898306330 ps
T668 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1536443713 Jul 31 07:31:24 PM PDT 24 Jul 31 07:31:30 PM PDT 24 2265018237 ps
T669 /workspace/coverage/default/30.sysrst_ctrl_stress_all.1330933343 Jul 31 07:32:52 PM PDT 24 Jul 31 07:32:59 PM PDT 24 7836190622 ps
T263 /workspace/coverage/default/41.sysrst_ctrl_stress_all.2825337028 Jul 31 07:33:30 PM PDT 24 Jul 31 07:46:36 PM PDT 24 301982296021 ps
T670 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.212338249 Jul 31 07:33:33 PM PDT 24 Jul 31 07:33:35 PM PDT 24 5071101103 ps
T671 /workspace/coverage/default/27.sysrst_ctrl_smoke.732766963 Jul 31 07:32:44 PM PDT 24 Jul 31 07:32:46 PM PDT 24 2156695476 ps
T167 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.82302605 Jul 31 07:31:41 PM PDT 24 Jul 31 07:31:49 PM PDT 24 4254590305 ps
T672 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.2353996906 Jul 31 07:33:38 PM PDT 24 Jul 31 07:35:07 PM PDT 24 38917463119 ps
T394 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.2901585600 Jul 31 07:33:55 PM PDT 24 Jul 31 07:34:57 PM PDT 24 65496107283 ps
T316 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.2171778460 Jul 31 07:33:52 PM PDT 24 Jul 31 07:41:04 PM PDT 24 165248657635 ps
T395 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.817004623 Jul 31 07:33:52 PM PDT 24 Jul 31 07:35:52 PM PDT 24 45552170424 ps
T673 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.3608098977 Jul 31 07:34:00 PM PDT 24 Jul 31 07:35:14 PM PDT 24 107051045890 ps
T674 /workspace/coverage/default/24.sysrst_ctrl_alert_test.1970230285 Jul 31 07:32:33 PM PDT 24 Jul 31 07:32:34 PM PDT 24 2052080573 ps
T675 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.2888296703 Jul 31 07:34:08 PM PDT 24 Jul 31 07:34:51 PM PDT 24 23336576138 ps
T676 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.2162407919 Jul 31 07:33:55 PM PDT 24 Jul 31 07:34:40 PM PDT 24 76057439478 ps
T677 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.2857700392 Jul 31 07:33:59 PM PDT 24 Jul 31 07:34:13 PM PDT 24 36360313471 ps
T678 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.264310987 Jul 31 07:32:53 PM PDT 24 Jul 31 07:33:01 PM PDT 24 2608467794 ps
T679 /workspace/coverage/default/18.sysrst_ctrl_alert_test.2726548356 Jul 31 07:32:17 PM PDT 24 Jul 31 07:32:19 PM PDT 24 2039010497 ps
T680 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.2917409695 Jul 31 07:33:52 PM PDT 24 Jul 31 07:33:54 PM PDT 24 2475677937 ps
T681 /workspace/coverage/default/37.sysrst_ctrl_stress_all.876538839 Jul 31 07:33:16 PM PDT 24 Jul 31 07:42:20 PM PDT 24 509344904473 ps
T404 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.437562822 Jul 31 07:32:12 PM PDT 24 Jul 31 07:36:51 PM PDT 24 102490885494 ps
T682 /workspace/coverage/default/31.sysrst_ctrl_stress_all.1295940988 Jul 31 07:32:58 PM PDT 24 Jul 31 07:41:44 PM PDT 24 999828625864 ps
T325 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.953285172 Jul 31 07:33:46 PM PDT 24 Jul 31 07:38:52 PM PDT 24 1241408454539 ps
T683 /workspace/coverage/default/42.sysrst_ctrl_smoke.2462950476 Jul 31 07:33:30 PM PDT 24 Jul 31 07:33:36 PM PDT 24 2110529060 ps
T684 /workspace/coverage/default/16.sysrst_ctrl_alert_test.1534813307 Jul 31 07:32:11 PM PDT 24 Jul 31 07:32:17 PM PDT 24 2008120096 ps
T685 /workspace/coverage/default/32.sysrst_ctrl_alert_test.3522660730 Jul 31 07:32:59 PM PDT 24 Jul 31 07:33:05 PM PDT 24 2014317635 ps
T686 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.1338295270 Jul 31 07:33:51 PM PDT 24 Jul 31 07:33:53 PM PDT 24 3131231860 ps
T687 /workspace/coverage/default/25.sysrst_ctrl_alert_test.3765304213 Jul 31 07:32:35 PM PDT 24 Jul 31 07:32:37 PM PDT 24 2027903404 ps
T688 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.1650644182 Jul 31 07:31:56 PM PDT 24 Jul 31 07:32:21 PM PDT 24 21834781020 ps
T689 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.2206867731 Jul 31 07:33:24 PM PDT 24 Jul 31 07:33:25 PM PDT 24 2570634656 ps
T284 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.3454687326 Jul 31 07:31:48 PM PDT 24 Jul 31 07:31:56 PM PDT 24 2756608731 ps
T690 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.3080555265 Jul 31 07:33:53 PM PDT 24 Jul 31 07:33:58 PM PDT 24 2617554624 ps
T691 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.1614841883 Jul 31 07:33:57 PM PDT 24 Jul 31 07:34:05 PM PDT 24 2508402763 ps
T692 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.104012921 Jul 31 07:32:01 PM PDT 24 Jul 31 07:32:04 PM PDT 24 2488593136 ps
T693 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.2113216091 Jul 31 07:31:56 PM PDT 24 Jul 31 07:32:07 PM PDT 24 3690050454 ps
T694 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.206119100 Jul 31 07:33:58 PM PDT 24 Jul 31 07:34:06 PM PDT 24 28402032238 ps
T168 /workspace/coverage/default/13.sysrst_ctrl_stress_all.4254128419 Jul 31 07:32:02 PM PDT 24 Jul 31 07:32:09 PM PDT 24 16056908199 ps
T695 /workspace/coverage/default/38.sysrst_ctrl_smoke.2452480305 Jul 31 07:33:14 PM PDT 24 Jul 31 07:33:20 PM PDT 24 2112275356 ps
T696 /workspace/coverage/default/17.sysrst_ctrl_smoke.77679623 Jul 31 07:32:10 PM PDT 24 Jul 31 07:32:16 PM PDT 24 2107259513 ps
T697 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.589532737 Jul 31 07:32:11 PM PDT 24 Jul 31 07:32:20 PM PDT 24 3205289158 ps
T387 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.2301013981 Jul 31 07:32:22 PM PDT 24 Jul 31 07:35:46 PM PDT 24 157564578706 ps
T265 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.2318751764 Jul 31 07:31:37 PM PDT 24 Jul 31 07:33:15 PM PDT 24 41810680582 ps
T698 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.389943494 Jul 31 07:33:20 PM PDT 24 Jul 31 07:33:26 PM PDT 24 4123362430 ps
T699 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.1369529411 Jul 31 07:31:55 PM PDT 24 Jul 31 07:32:01 PM PDT 24 10070404346 ps
T700 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.3598936073 Jul 31 07:33:39 PM PDT 24 Jul 31 07:33:42 PM PDT 24 2528202264 ps
T701 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.3509555673 Jul 31 07:31:44 PM PDT 24 Jul 31 07:31:46 PM PDT 24 2628623402 ps
T317 /workspace/coverage/default/34.sysrst_ctrl_stress_all.4103920929 Jul 31 07:33:09 PM PDT 24 Jul 31 07:35:04 PM PDT 24 99740800411 ps
T350 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.3332624221 Jul 31 07:33:41 PM PDT 24 Jul 31 07:34:16 PM PDT 24 57239232605 ps
T193 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.3729919681 Jul 31 07:31:49 PM PDT 24 Jul 31 07:31:51 PM PDT 24 3302983669 ps
T285 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.2162043266 Jul 31 07:31:37 PM PDT 24 Jul 31 07:31:44 PM PDT 24 2612809459 ps
T286 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.2118510468 Jul 31 07:34:05 PM PDT 24 Jul 31 07:34:33 PM PDT 24 142276094726 ps
T287 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.781469107 Jul 31 07:32:58 PM PDT 24 Jul 31 07:33:02 PM PDT 24 2617937170 ps
T288 /workspace/coverage/default/31.sysrst_ctrl_smoke.113437032 Jul 31 07:32:53 PM PDT 24 Jul 31 07:32:55 PM PDT 24 2131111924 ps
T289 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.1973115416 Jul 31 07:32:43 PM PDT 24 Jul 31 07:32:45 PM PDT 24 2229840213 ps
T290 /workspace/coverage/default/16.sysrst_ctrl_pin_access_test.1292199002 Jul 31 07:32:10 PM PDT 24 Jul 31 07:32:12 PM PDT 24 2072710114 ps
T291 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.1920794340 Jul 31 07:32:51 PM PDT 24 Jul 31 07:32:59 PM PDT 24 2612055106 ps
T126 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.401783704 Jul 31 07:33:00 PM PDT 24 Jul 31 07:33:38 PM PDT 24 53741419964 ps
T292 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.3422270228 Jul 31 07:31:29 PM PDT 24 Jul 31 07:31:48 PM PDT 24 79293147251 ps
T702 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.203356231 Jul 31 07:32:37 PM PDT 24 Jul 31 07:32:47 PM PDT 24 3442178955 ps
T388 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.1381046497 Jul 31 07:31:25 PM PDT 24 Jul 31 07:33:32 PM PDT 24 49681885196 ps
T703 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.4092461024 Jul 31 07:31:33 PM PDT 24 Jul 31 07:31:41 PM PDT 24 2610507993 ps
T165 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.836494310 Jul 31 07:31:54 PM PDT 24 Jul 31 07:32:03 PM PDT 24 4084994294 ps
T704 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.3771071466 Jul 31 07:33:29 PM PDT 24 Jul 31 07:33:34 PM PDT 24 3097189739 ps
T705 /workspace/coverage/default/30.sysrst_ctrl_alert_test.1190399670 Jul 31 07:32:53 PM PDT 24 Jul 31 07:32:56 PM PDT 24 2016283807 ps
T124 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.613887007 Jul 31 07:32:49 PM PDT 24 Jul 31 07:33:19 PM PDT 24 48778110201 ps
T243 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.689588727 Jul 31 07:34:02 PM PDT 24 Jul 31 07:38:53 PM PDT 24 119717234810 ps
T244 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.3978017602 Jul 31 07:31:42 PM PDT 24 Jul 31 07:31:50 PM PDT 24 2612015083 ps
T245 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.2611231476 Jul 31 07:33:20 PM PDT 24 Jul 31 07:33:26 PM PDT 24 2107254009 ps
T246 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.1212464444 Jul 31 07:34:01 PM PDT 24 Jul 31 07:37:59 PM PDT 24 88243966228 ps
T247 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.1868053074 Jul 31 07:31:56 PM PDT 24 Jul 31 07:33:45 PM PDT 24 160031152406 ps
T248 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.454516546 Jul 31 07:33:22 PM PDT 24 Jul 31 07:37:18 PM PDT 24 1440050212650 ps
T249 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.241538300 Jul 31 07:34:00 PM PDT 24 Jul 31 07:37:45 PM PDT 24 87510573334 ps
T250 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.842496507 Jul 31 07:34:05 PM PDT 24 Jul 31 07:38:14 PM PDT 24 101785312460 ps
T251 /workspace/coverage/default/47.sysrst_ctrl_smoke.2600307794 Jul 31 07:33:46 PM PDT 24 Jul 31 07:33:48 PM PDT 24 2137959754 ps
T378 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.3696548770 Jul 31 07:33:04 PM PDT 24 Jul 31 07:34:17 PM PDT 24 113776819466 ps
T706 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.4134024907 Jul 31 07:33:13 PM PDT 24 Jul 31 08:24:41 PM PDT 24 1303208666553 ps
T396 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.1565616126 Jul 31 07:33:53 PM PDT 24 Jul 31 07:34:21 PM PDT 24 40673427010 ps
T707 /workspace/coverage/default/46.sysrst_ctrl_stress_all.10772436 Jul 31 07:33:51 PM PDT 24 Jul 31 07:39:25 PM PDT 24 132504472446 ps
T708 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.2592329403 Jul 31 07:33:56 PM PDT 24 Jul 31 07:40:36 PM PDT 24 162190864356 ps
T709 /workspace/coverage/default/35.sysrst_ctrl_stress_all.1708366612 Jul 31 07:33:15 PM PDT 24 Jul 31 07:33:24 PM PDT 24 7144860322 ps
T710 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.767961194 Jul 31 07:33:23 PM PDT 24 Jul 31 07:33:29 PM PDT 24 2031627916 ps
T711 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.561785855 Jul 31 07:33:38 PM PDT 24 Jul 31 07:33:39 PM PDT 24 4841694599 ps
T418 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.3182132790 Jul 31 07:32:12 PM PDT 24 Jul 31 07:33:55 PM PDT 24 39669301334 ps
T712 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.2885869068 Jul 31 07:31:42 PM PDT 24 Jul 31 07:33:15 PM PDT 24 72136482598 ps
T713 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.1548688698 Jul 31 07:33:03 PM PDT 24 Jul 31 07:33:08 PM PDT 24 8802744556 ps
T714 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.698827095 Jul 31 07:32:38 PM PDT 24 Jul 31 07:32:46 PM PDT 24 2611510240 ps
T715 /workspace/coverage/default/13.sysrst_ctrl_smoke.2230974891 Jul 31 07:32:02 PM PDT 24 Jul 31 07:32:05 PM PDT 24 2121570299 ps
T716 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.489041510 Jul 31 07:33:07 PM PDT 24 Jul 31 07:33:14 PM PDT 24 2610983923 ps
T717 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.3646947348 Jul 31 07:33:23 PM PDT 24 Jul 31 07:33:30 PM PDT 24 2612263865 ps
T183 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.4031318374 Jul 31 07:32:34 PM PDT 24 Jul 31 07:33:26 PM PDT 24 41631269793 ps
T718 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.3567064927 Jul 31 07:33:59 PM PDT 24 Jul 31 07:35:34 PM PDT 24 36861341423 ps
T91 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.2432531646 Jul 31 07:32:47 PM PDT 24 Jul 31 07:33:49 PM PDT 24 112633973435 ps
T719 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.686304468 Jul 31 07:32:12 PM PDT 24 Jul 31 07:32:19 PM PDT 24 2465568203 ps
T720 /workspace/coverage/default/14.sysrst_ctrl_smoke.37377905 Jul 31 07:32:06 PM PDT 24 Jul 31 07:32:10 PM PDT 24 2115085923 ps
T721 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.299036739 Jul 31 07:32:10 PM PDT 24 Jul 31 07:32:16 PM PDT 24 2066605110 ps
T722 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.794144093 Jul 31 07:34:01 PM PDT 24 Jul 31 07:34:42 PM PDT 24 58663999883 ps
T723 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.3291281364 Jul 31 07:33:52 PM PDT 24 Jul 31 07:33:55 PM PDT 24 2625571680 ps
T724 /workspace/coverage/default/47.sysrst_ctrl_stress_all.2430324199 Jul 31 07:33:52 PM PDT 24 Jul 31 07:33:59 PM PDT 24 7706428516 ps
T725 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.3081392843 Jul 31 07:31:55 PM PDT 24 Jul 31 07:31:59 PM PDT 24 9960191978 ps
T726 /workspace/coverage/default/36.sysrst_ctrl_alert_test.1781301935 Jul 31 07:33:13 PM PDT 24 Jul 31 07:33:19 PM PDT 24 2011952891 ps
T727 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.524785380 Jul 31 07:31:40 PM PDT 24 Jul 31 07:31:46 PM PDT 24 2468075116 ps
T728 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.3656990035 Jul 31 07:32:53 PM PDT 24 Jul 31 07:33:08 PM PDT 24 28426914814 ps
T729 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.221540197 Jul 31 07:32:59 PM PDT 24 Jul 31 07:33:05 PM PDT 24 4372757476 ps
T730 /workspace/coverage/default/3.sysrst_ctrl_alert_test.428322593 Jul 31 07:31:41 PM PDT 24 Jul 31 07:31:42 PM PDT 24 2054090524 ps
T731 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.3996915411 Jul 31 07:32:17 PM PDT 24 Jul 31 07:32:21 PM PDT 24 2617097946 ps
T732 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.1941088333 Jul 31 07:33:03 PM PDT 24 Jul 31 07:33:11 PM PDT 24 2613377891 ps
T318 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.1048353575 Jul 31 07:33:23 PM PDT 24 Jul 31 07:35:09 PM PDT 24 42663051929 ps
T733 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.3343967297 Jul 31 07:34:09 PM PDT 24 Jul 31 07:35:29 PM PDT 24 33009645633 ps
T734 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.4271221155 Jul 31 07:31:54 PM PDT 24 Jul 31 07:34:18 PM PDT 24 105878837973 ps
T735 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.1895158921 Jul 31 07:32:30 PM PDT 24 Jul 31 07:32:35 PM PDT 24 3894583141 ps
T736 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.609758556 Jul 31 07:33:38 PM PDT 24 Jul 31 07:33:39 PM PDT 24 2784494951 ps
T737 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.863815114 Jul 31 07:33:36 PM PDT 24 Jul 31 07:37:48 PM PDT 24 263067815554 ps
T738 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.2523226140 Jul 31 07:33:47 PM PDT 24 Jul 31 07:33:55 PM PDT 24 2611426692 ps
T739 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.2350317953 Jul 31 07:33:58 PM PDT 24 Jul 31 07:34:33 PM PDT 24 76476280526 ps
T740 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2434522421 Jul 31 07:32:11 PM PDT 24 Jul 31 07:32:30 PM PDT 24 14552712642 ps
T741 /workspace/coverage/default/32.sysrst_ctrl_smoke.3797989483 Jul 31 07:32:58 PM PDT 24 Jul 31 07:33:00 PM PDT 24 2125756004 ps
T742 /workspace/coverage/default/33.sysrst_ctrl_smoke.3960342767 Jul 31 07:33:00 PM PDT 24 Jul 31 07:33:01 PM PDT 24 2133639012 ps
T743 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.389843630 Jul 31 07:33:51 PM PDT 24 Jul 31 07:38:48 PM PDT 24 121552642843 ps
T744 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.3473480966 Jul 31 07:32:08 PM PDT 24 Jul 31 07:32:10 PM PDT 24 2625348346 ps
T745 /workspace/coverage/default/11.sysrst_ctrl_smoke.745280710 Jul 31 07:31:55 PM PDT 24 Jul 31 07:31:56 PM PDT 24 2152151304 ps
T184 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.2502631370 Jul 31 07:32:28 PM PDT 24 Jul 31 07:33:05 PM PDT 24 258271517516 ps
T746 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.730807041 Jul 31 07:34:02 PM PDT 24 Jul 31 07:34:34 PM PDT 24 46284694254 ps
T122 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.3635776120 Jul 31 07:31:56 PM PDT 24 Jul 31 07:31:58 PM PDT 24 6281640934 ps
T747 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.1860648758 Jul 31 07:31:15 PM PDT 24 Jul 31 07:31:17 PM PDT 24 2506461494 ps
T748 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.1371980296 Jul 31 07:33:46 PM PDT 24 Jul 31 07:33:52 PM PDT 24 2463009207 ps
T403 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.2159434103 Jul 31 07:32:32 PM PDT 24 Jul 31 07:38:23 PM PDT 24 130980575912 ps
T393 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.2240239436 Jul 31 07:31:34 PM PDT 24 Jul 31 07:32:19 PM PDT 24 74834960303 ps
T749 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.1485310129 Jul 31 07:33:32 PM PDT 24 Jul 31 07:38:58 PM PDT 24 138429908030 ps
T750 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.3608454909 Jul 31 07:33:30 PM PDT 24 Jul 31 07:37:18 PM PDT 24 87379994863 ps
T751 /workspace/coverage/default/44.sysrst_ctrl_smoke.2872134327 Jul 31 07:33:37 PM PDT 24 Jul 31 07:33:39 PM PDT 24 2121291674 ps
T752 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.3809728356 Jul 31 07:32:41 PM PDT 24 Jul 31 07:32:46 PM PDT 24 3282314681 ps
T753 /workspace/coverage/default/2.sysrst_ctrl_smoke.2989955343 Jul 31 07:31:25 PM PDT 24 Jul 31 07:31:31 PM PDT 24 2112586017 ps
T754 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.4160519670 Jul 31 07:33:08 PM PDT 24 Jul 31 07:33:10 PM PDT 24 2478991434 ps
T755 /workspace/coverage/default/9.sysrst_ctrl_stress_all.3381159914 Jul 31 07:31:55 PM PDT 24 Jul 31 07:32:12 PM PDT 24 12337321979 ps
T756 /workspace/coverage/default/15.sysrst_ctrl_alert_test.3496777097 Jul 31 07:32:09 PM PDT 24 Jul 31 07:32:15 PM PDT 24 2009115571 ps
T757 /workspace/coverage/default/0.sysrst_ctrl_smoke.2482913133 Jul 31 07:31:15 PM PDT 24 Jul 31 07:31:17 PM PDT 24 2137384677 ps
T758 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.3229616505 Jul 31 07:31:57 PM PDT 24 Jul 31 07:32:04 PM PDT 24 2507035653 ps
T759 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.1155573684 Jul 31 07:32:52 PM PDT 24 Jul 31 07:33:03 PM PDT 24 4211696088 ps
T760 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.1101761009 Jul 31 07:32:03 PM PDT 24 Jul 31 07:32:08 PM PDT 24 2205460517 ps
T392 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.4195242721 Jul 31 07:32:53 PM PDT 24 Jul 31 07:36:04 PM PDT 24 158592695927 ps
T761 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.2270349016 Jul 31 07:31:40 PM PDT 24 Jul 31 07:31:46 PM PDT 24 2091337255 ps
T149 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.4071233024 Jul 31 07:33:57 PM PDT 24 Jul 31 07:35:12 PM PDT 24 328998119932 ps
T414 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.1632564222 Jul 31 07:32:13 PM PDT 24 Jul 31 07:32:43 PM PDT 24 48500467017 ps
T762 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1966252558 Jul 31 07:32:45 PM PDT 24 Jul 31 07:32:47 PM PDT 24 2034607225 ps
T763 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.2524832942 Jul 31 07:31:58 PM PDT 24 Jul 31 07:32:05 PM PDT 24 2532558245 ps
T764 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.3078372602 Jul 31 07:32:02 PM PDT 24 Jul 31 07:32:05 PM PDT 24 3281456840 ps
T765 /workspace/coverage/default/45.sysrst_ctrl_alert_test.4032721378 Jul 31 07:33:38 PM PDT 24 Jul 31 07:33:41 PM PDT 24 2024013278 ps
T127 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.896119441 Jul 31 07:33:15 PM PDT 24 Jul 31 07:34:17 PM PDT 24 107188668202 ps
T220 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.177735026 Jul 31 07:32:34 PM PDT 24 Jul 31 07:32:35 PM PDT 24 2526577640 ps
T221 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.196695588 Jul 31 07:33:16 PM PDT 24 Jul 31 07:34:50 PM PDT 24 39930554927 ps
T222 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.2627507992 Jul 31 07:33:40 PM PDT 24 Jul 31 07:33:43 PM PDT 24 3744669220 ps
T223 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1874508340 Jul 31 07:31:42 PM PDT 24 Jul 31 07:31:45 PM PDT 24 2467434226 ps
T224 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.829372841 Jul 31 07:32:46 PM PDT 24 Jul 31 07:32:48 PM PDT 24 2120117857 ps
T225 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.3984232452 Jul 31 07:31:41 PM PDT 24 Jul 31 07:31:47 PM PDT 24 2250606857 ps
T226 /workspace/coverage/default/16.sysrst_ctrl_smoke.1626805959 Jul 31 07:32:12 PM PDT 24 Jul 31 07:32:18 PM PDT 24 2108325752 ps
T227 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.412021175 Jul 31 07:31:41 PM PDT 24 Jul 31 07:31:42 PM PDT 24 2503875617 ps
T228 /workspace/coverage/default/23.sysrst_ctrl_stress_all.3123328034 Jul 31 07:32:34 PM PDT 24 Jul 31 07:32:36 PM PDT 24 7081588810 ps
T766 /workspace/coverage/default/31.sysrst_ctrl_alert_test.2663655536 Jul 31 07:32:59 PM PDT 24 Jul 31 07:33:02 PM PDT 24 2023429562 ps
T767 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.2594387089 Jul 31 07:32:11 PM PDT 24 Jul 31 07:32:13 PM PDT 24 3503081474 ps
T768 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.3729000554 Jul 31 07:32:43 PM PDT 24 Jul 31 07:32:45 PM PDT 24 3137333687 ps
T769 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.2921861522 Jul 31 07:33:14 PM PDT 24 Jul 31 07:33:18 PM PDT 24 4236286644 ps
T770 /workspace/coverage/default/33.sysrst_ctrl_stress_all.2032723939 Jul 31 07:33:00 PM PDT 24 Jul 31 07:33:32 PM PDT 24 14455327607 ps
T771 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.694382898 Jul 31 07:33:21 PM PDT 24 Jul 31 07:34:16 PM PDT 24 84819334927 ps
T772 /workspace/coverage/default/19.sysrst_ctrl_smoke.2187876748 Jul 31 07:32:21 PM PDT 24 Jul 31 07:32:22 PM PDT 24 2140563272 ps
T401 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.4034817335 Jul 31 07:34:11 PM PDT 24 Jul 31 07:40:20 PM PDT 24 149106962125 ps
T773 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.2598559123 Jul 31 07:34:09 PM PDT 24 Jul 31 07:36:19 PM PDT 24 52720790110 ps
T774 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.2983793915 Jul 31 07:31:16 PM PDT 24 Jul 31 07:31:21 PM PDT 24 2613896558 ps
T775 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.4222062700 Jul 31 07:31:16 PM PDT 24 Jul 31 07:31:23 PM PDT 24 2946672516 ps
T776 /workspace/coverage/default/11.sysrst_ctrl_stress_all.3950933502 Jul 31 07:31:57 PM PDT 24 Jul 31 07:36:34 PM PDT 24 103397206306 ps
T92 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.1754977717 Jul 31 07:33:55 PM PDT 24 Jul 31 07:34:39 PM PDT 24 83555729358 ps
T135 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.3114510199 Jul 31 07:32:35 PM PDT 24 Jul 31 07:32:44 PM PDT 24 3266139267 ps
T136 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.1899948650 Jul 31 07:32:44 PM PDT 24 Jul 31 07:33:05 PM PDT 24 26094904571 ps
T137 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.3052487764 Jul 31 07:32:59 PM PDT 24 Jul 31 07:35:12 PM PDT 24 107362859051 ps
T138 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.4033921117 Jul 31 07:31:25 PM PDT 24 Jul 31 07:31:27 PM PDT 24 2172536036 ps
T139 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.2863770049 Jul 31 07:32:28 PM PDT 24 Jul 31 07:32:43 PM PDT 24 5482818919 ps
T140 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.516182073 Jul 31 07:32:30 PM PDT 24 Jul 31 07:32:39 PM PDT 24 3076666631 ps
T141 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2107685140 Jul 31 07:32:29 PM PDT 24 Jul 31 07:32:37 PM PDT 24 2514366957 ps
T142 /workspace/coverage/default/21.sysrst_ctrl_stress_all.1912137878 Jul 31 07:32:29 PM PDT 24 Jul 31 07:33:31 PM PDT 24 99327233541 ps
T143 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.266991477 Jul 31 07:31:59 PM PDT 24 Jul 31 07:32:01 PM PDT 24 2634777910 ps
T777 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.1626284206 Jul 31 07:33:20 PM PDT 24 Jul 31 07:33:56 PM PDT 24 26094293314 ps
T778 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.430459604 Jul 31 07:31:42 PM PDT 24 Jul 31 07:31:49 PM PDT 24 2816654823 ps
T779 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.2291652172 Jul 31 07:33:38 PM PDT 24 Jul 31 07:33:41 PM PDT 24 3134994869 ps
T780 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.2636336272 Jul 31 07:33:31 PM PDT 24 Jul 31 07:33:37 PM PDT 24 2758959919 ps
T781 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.1886268885 Jul 31 07:31:24 PM PDT 24 Jul 31 07:31:28 PM PDT 24 2623401718 ps
T195 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.1197188101 Jul 31 07:31:49 PM PDT 24 Jul 31 07:31:51 PM PDT 24 4054399928 ps
T782 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.1733265111 Jul 31 07:32:02 PM PDT 24 Jul 31 07:32:09 PM PDT 24 2510847864 ps
T783 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.2521058679 Jul 31 07:31:58 PM PDT 24 Jul 31 07:32:07 PM PDT 24 4623751886 ps
T784 /workspace/coverage/default/40.sysrst_ctrl_stress_all.1982169243 Jul 31 07:33:29 PM PDT 24 Jul 31 07:33:54 PM PDT 24 9232982936 ps
T785 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.127658899 Jul 31 07:31:42 PM PDT 24 Jul 31 07:31:49 PM PDT 24 2509675378 ps
T379 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.1084885556 Jul 31 07:31:44 PM PDT 24 Jul 31 07:35:49 PM PDT 24 102649569940 ps
T786 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.2054695650 Jul 31 07:32:57 PM PDT 24 Jul 31 07:32:59 PM PDT 24 2662523811 ps
T787 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.3635709463 Jul 31 07:31:54 PM PDT 24 Jul 31 07:32:36 PM PDT 24 61254834997 ps
T788 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1086684995 Jul 31 07:31:32 PM PDT 24 Jul 31 07:31:36 PM PDT 24 2519999243 ps
T789 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.1135803087 Jul 31 07:31:35 PM PDT 24 Jul 31 07:31:41 PM PDT 24 2102205473 ps
T790 /workspace/coverage/default/32.sysrst_ctrl_stress_all.3016567242 Jul 31 07:33:02 PM PDT 24 Jul 31 07:33:10 PM PDT 24 7177761917 ps
T169 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.2999601766 Jul 31 07:31:40 PM PDT 24 Jul 31 07:34:46 PM PDT 24 133938376001 ps
T791 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.930151023 Jul 31 07:32:20 PM PDT 24 Jul 31 07:32:26 PM PDT 24 11625361171 ps
T792 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.230967100 Jul 31 07:32:43 PM PDT 24 Jul 31 07:34:02 PM PDT 24 118721344527 ps
T377 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.505990927 Jul 31 07:32:11 PM PDT 24 Jul 31 07:33:02 PM PDT 24 75285561689 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%