Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.70 98.86 96.76 100.00 96.79 98.34 99.61 93.57


Total test records in report: 911
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T621 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.1759027352 Aug 05 06:05:55 PM PDT 24 Aug 05 06:06:49 PM PDT 24 47344907581 ps
T622 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.3087455062 Aug 05 06:04:30 PM PDT 24 Aug 05 06:05:44 PM PDT 24 168040302389 ps
T623 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.732391020 Aug 05 06:03:50 PM PDT 24 Aug 05 06:03:52 PM PDT 24 2302539242 ps
T624 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.776112648 Aug 05 06:05:22 PM PDT 24 Aug 05 06:05:24 PM PDT 24 2524534854 ps
T625 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.777786560 Aug 05 06:05:50 PM PDT 24 Aug 05 06:06:55 PM PDT 24 25473491424 ps
T626 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.2749114022 Aug 05 06:04:45 PM PDT 24 Aug 05 06:04:53 PM PDT 24 2608944332 ps
T150 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.3050961739 Aug 05 06:05:39 PM PDT 24 Aug 05 06:06:41 PM PDT 24 24012380255 ps
T627 /workspace/coverage/default/44.sysrst_ctrl_smoke.3409498632 Aug 05 06:05:39 PM PDT 24 Aug 05 06:05:46 PM PDT 24 2114120188 ps
T87 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.580176124 Aug 05 06:04:38 PM PDT 24 Aug 05 06:04:41 PM PDT 24 5993030976 ps
T628 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.2213287537 Aug 05 06:04:46 PM PDT 24 Aug 05 06:04:48 PM PDT 24 3470674822 ps
T629 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.2629647671 Aug 05 06:04:31 PM PDT 24 Aug 05 06:05:41 PM PDT 24 120334348708 ps
T630 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.3441536563 Aug 05 06:03:55 PM PDT 24 Aug 05 06:04:31 PM PDT 24 21184650765 ps
T99 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.1371586037 Aug 05 06:04:45 PM PDT 24 Aug 05 06:12:38 PM PDT 24 179829443841 ps
T226 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.232853384 Aug 05 06:04:46 PM PDT 24 Aug 05 06:06:44 PM PDT 24 144534775644 ps
T123 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.565313130 Aug 05 06:05:09 PM PDT 24 Aug 05 06:05:12 PM PDT 24 2460346711 ps
T100 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.8706351 Aug 05 06:05:50 PM PDT 24 Aug 05 06:07:10 PM PDT 24 419477013414 ps
T101 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.3542007152 Aug 05 06:04:26 PM PDT 24 Aug 05 06:08:02 PM PDT 24 86961706427 ps
T102 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.1474793579 Aug 05 06:04:01 PM PDT 24 Aug 05 06:04:26 PM PDT 24 32656100656 ps
T229 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.4155431435 Aug 05 06:05:39 PM PDT 24 Aug 05 06:06:08 PM PDT 24 783836382068 ps
T230 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.2316635830 Aug 05 06:04:24 PM PDT 24 Aug 05 06:04:32 PM PDT 24 2448297024 ps
T231 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.1685797371 Aug 05 06:04:47 PM PDT 24 Aug 05 06:04:54 PM PDT 24 2455816046 ps
T232 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.174034616 Aug 05 06:04:47 PM PDT 24 Aug 05 06:04:49 PM PDT 24 2459987500 ps
T233 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.1528395311 Aug 05 06:04:03 PM PDT 24 Aug 05 06:04:08 PM PDT 24 4798937212 ps
T304 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.1205578578 Aug 05 06:05:15 PM PDT 24 Aug 05 06:05:31 PM PDT 24 21156534145 ps
T631 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.2342912800 Aug 05 06:04:17 PM PDT 24 Aug 05 06:04:19 PM PDT 24 6022961206 ps
T632 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.1390012221 Aug 05 06:03:57 PM PDT 24 Aug 05 06:03:59 PM PDT 24 2451476199 ps
T137 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.1934751873 Aug 05 06:05:11 PM PDT 24 Aug 05 06:10:06 PM PDT 24 1409308000255 ps
T633 /workspace/coverage/default/25.sysrst_ctrl_alert_test.1838993863 Aug 05 06:04:55 PM PDT 24 Aug 05 06:04:57 PM PDT 24 2045882907 ps
T634 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.943461600 Aug 05 06:05:41 PM PDT 24 Aug 05 06:05:42 PM PDT 24 2212910919 ps
T305 /workspace/coverage/default/18.sysrst_ctrl_stress_all.705030851 Aug 05 06:04:36 PM PDT 24 Aug 05 06:06:24 PM PDT 24 77413663174 ps
T635 /workspace/coverage/default/26.sysrst_ctrl_smoke.3943034626 Aug 05 06:04:54 PM PDT 24 Aug 05 06:04:55 PM PDT 24 2148368602 ps
T636 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.4106121619 Aug 05 06:04:12 PM PDT 24 Aug 05 06:04:13 PM PDT 24 2515728841 ps
T637 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.3000935746 Aug 05 06:05:09 PM PDT 24 Aug 05 06:05:19 PM PDT 24 4016928354 ps
T353 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.204970072 Aug 05 06:04:15 PM PDT 24 Aug 05 06:05:17 PM PDT 24 95249326254 ps
T380 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.772716656 Aug 05 06:05:11 PM PDT 24 Aug 05 06:08:28 PM PDT 24 76371688087 ps
T638 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.1241821506 Aug 05 06:05:18 PM PDT 24 Aug 05 06:06:11 PM PDT 24 35119129982 ps
T639 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.3891594163 Aug 05 06:05:56 PM PDT 24 Aug 05 06:06:27 PM PDT 24 43597007232 ps
T640 /workspace/coverage/default/42.sysrst_ctrl_stress_all.3591556474 Aug 05 06:05:37 PM PDT 24 Aug 05 06:05:45 PM PDT 24 9279355600 ps
T641 /workspace/coverage/default/34.sysrst_ctrl_smoke.711059304 Aug 05 06:05:11 PM PDT 24 Aug 05 06:05:17 PM PDT 24 2113034605 ps
T642 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.1898231654 Aug 05 06:04:04 PM PDT 24 Aug 05 06:04:08 PM PDT 24 2449785227 ps
T643 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.3501818579 Aug 05 06:05:58 PM PDT 24 Aug 05 06:07:35 PM PDT 24 37306435111 ps
T644 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.3415294733 Aug 05 06:05:57 PM PDT 24 Aug 05 06:06:15 PM PDT 24 27362069853 ps
T645 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.3814491816 Aug 05 06:04:09 PM PDT 24 Aug 05 06:04:13 PM PDT 24 2518472089 ps
T646 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.349161640 Aug 05 06:05:43 PM PDT 24 Aug 05 06:05:47 PM PDT 24 2519385797 ps
T647 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.1400899761 Aug 05 06:05:13 PM PDT 24 Aug 05 06:05:15 PM PDT 24 3132952369 ps
T382 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.2873197254 Aug 05 06:05:10 PM PDT 24 Aug 05 06:06:13 PM PDT 24 102071385748 ps
T648 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.4144973111 Aug 05 06:03:55 PM PDT 24 Aug 05 06:04:06 PM PDT 24 3925082540 ps
T320 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.1330896205 Aug 05 06:04:12 PM PDT 24 Aug 05 06:05:21 PM PDT 24 26121482547 ps
T649 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.820580749 Aug 05 06:04:14 PM PDT 24 Aug 05 06:04:17 PM PDT 24 2436941291 ps
T650 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.757652471 Aug 05 06:04:09 PM PDT 24 Aug 05 06:04:12 PM PDT 24 2477352425 ps
T651 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.2502803054 Aug 05 06:03:57 PM PDT 24 Aug 05 06:04:40 PM PDT 24 146074994371 ps
T652 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.626453664 Aug 05 06:05:23 PM PDT 24 Aug 05 06:05:27 PM PDT 24 2622417595 ps
T159 /workspace/coverage/default/2.sysrst_ctrl_stress_all.2425328097 Aug 05 06:03:56 PM PDT 24 Aug 05 06:04:02 PM PDT 24 9273456917 ps
T653 /workspace/coverage/default/8.sysrst_ctrl_alert_test.2238742080 Aug 05 06:04:10 PM PDT 24 Aug 05 06:04:14 PM PDT 24 2019687425 ps
T654 /workspace/coverage/default/38.sysrst_ctrl_stress_all.466024131 Aug 05 06:05:31 PM PDT 24 Aug 05 06:05:37 PM PDT 24 6967284602 ps
T140 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.2986038884 Aug 05 06:04:08 PM PDT 24 Aug 05 06:06:23 PM PDT 24 109921869695 ps
T138 /workspace/coverage/default/20.sysrst_ctrl_stress_all.2828335987 Aug 05 06:04:37 PM PDT 24 Aug 05 06:05:46 PM PDT 24 103148797142 ps
T373 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.958883528 Aug 05 06:06:02 PM PDT 24 Aug 05 06:07:20 PM PDT 24 130091778643 ps
T103 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.3634784025 Aug 05 06:04:10 PM PDT 24 Aug 05 06:04:13 PM PDT 24 3164775448 ps
T392 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.1240196760 Aug 05 06:04:34 PM PDT 24 Aug 05 06:10:30 PM PDT 24 144141725013 ps
T655 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.144408727 Aug 05 06:04:47 PM PDT 24 Aug 05 06:04:50 PM PDT 24 2242559284 ps
T656 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.201606963 Aug 05 06:05:48 PM PDT 24 Aug 05 06:05:57 PM PDT 24 13900195590 ps
T657 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.3918248393 Aug 05 06:04:13 PM PDT 24 Aug 05 06:04:20 PM PDT 24 2231367847 ps
T658 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.4017378092 Aug 05 06:06:00 PM PDT 24 Aug 05 06:07:09 PM PDT 24 57569593708 ps
T176 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.4053907985 Aug 05 06:04:41 PM PDT 24 Aug 05 06:05:02 PM PDT 24 35830743573 ps
T659 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.2926628686 Aug 05 06:05:57 PM PDT 24 Aug 05 06:06:42 PM PDT 24 68488069728 ps
T660 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.3960529898 Aug 05 06:05:11 PM PDT 24 Aug 05 06:11:54 PM PDT 24 153540653793 ps
T661 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.240174076 Aug 05 06:04:26 PM PDT 24 Aug 05 06:04:30 PM PDT 24 2523299251 ps
T662 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.2541422687 Aug 05 06:04:54 PM PDT 24 Aug 05 06:05:01 PM PDT 24 2749443296 ps
T663 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.1368805239 Aug 05 06:04:22 PM PDT 24 Aug 05 06:04:26 PM PDT 24 2515501245 ps
T664 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.3643510745 Aug 05 06:04:15 PM PDT 24 Aug 05 06:04:25 PM PDT 24 3244420014 ps
T665 /workspace/coverage/default/19.sysrst_ctrl_smoke.4210295749 Aug 05 06:04:32 PM PDT 24 Aug 05 06:04:33 PM PDT 24 2160939190 ps
T666 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.4028421356 Aug 05 06:04:07 PM PDT 24 Aug 05 06:04:09 PM PDT 24 2498317350 ps
T667 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.1430472309 Aug 05 06:05:56 PM PDT 24 Aug 05 06:06:12 PM PDT 24 25608126973 ps
T354 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.3223912987 Aug 05 06:05:11 PM PDT 24 Aug 05 06:05:53 PM PDT 24 89999860758 ps
T668 /workspace/coverage/default/16.sysrst_ctrl_smoke.1666363082 Aug 05 06:04:25 PM PDT 24 Aug 05 06:04:27 PM PDT 24 2121798312 ps
T669 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.2630398415 Aug 05 06:05:26 PM PDT 24 Aug 05 06:05:35 PM PDT 24 4287827671 ps
T356 /workspace/coverage/default/8.sysrst_ctrl_stress_all.3111755970 Aug 05 06:04:10 PM PDT 24 Aug 05 06:06:48 PM PDT 24 66197779376 ps
T670 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.2441094105 Aug 05 06:05:36 PM PDT 24 Aug 05 06:09:49 PM PDT 24 98982995278 ps
T139 /workspace/coverage/default/2.sysrst_ctrl_stress_all_with_rand_reset.1610110682 Aug 05 06:03:58 PM PDT 24 Aug 05 06:13:41 PM PDT 24 1642594848054 ps
T201 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.1651640333 Aug 05 06:04:09 PM PDT 24 Aug 05 06:04:32 PM PDT 24 87635586736 ps
T203 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.3910217649 Aug 05 06:04:34 PM PDT 24 Aug 05 06:04:39 PM PDT 24 5255046490 ps
T204 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.3973120170 Aug 05 06:04:41 PM PDT 24 Aug 05 06:04:44 PM PDT 24 4544450568 ps
T205 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.2668634101 Aug 05 06:05:31 PM PDT 24 Aug 05 06:05:33 PM PDT 24 2143147024 ps
T206 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.1775885369 Aug 05 06:05:29 PM PDT 24 Aug 05 06:07:19 PM PDT 24 79693281993 ps
T207 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.4223045145 Aug 05 06:04:29 PM PDT 24 Aug 05 06:04:33 PM PDT 24 2173441125 ps
T208 /workspace/coverage/default/22.sysrst_ctrl_smoke.3445907570 Aug 05 06:04:51 PM PDT 24 Aug 05 06:04:58 PM PDT 24 2107493182 ps
T209 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.3849859177 Aug 05 06:04:02 PM PDT 24 Aug 05 06:04:10 PM PDT 24 2833553933 ps
T210 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.3119094684 Aug 05 06:03:55 PM PDT 24 Aug 05 06:03:57 PM PDT 24 4710272205 ps
T211 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.566821069 Aug 05 06:04:45 PM PDT 24 Aug 05 06:04:51 PM PDT 24 2566465963 ps
T671 /workspace/coverage/default/44.sysrst_ctrl_stress_all.3211529538 Aug 05 06:05:40 PM PDT 24 Aug 05 06:06:04 PM PDT 24 11731089344 ps
T672 /workspace/coverage/default/49.sysrst_ctrl_alert_test.3112870624 Aug 05 06:05:56 PM PDT 24 Aug 05 06:06:00 PM PDT 24 2017606417 ps
T673 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.1114996328 Aug 05 06:05:55 PM PDT 24 Aug 05 06:06:03 PM PDT 24 3052564899 ps
T674 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.3728206098 Aug 05 06:04:00 PM PDT 24 Aug 05 06:04:06 PM PDT 24 2216675884 ps
T174 /workspace/coverage/default/1.sysrst_ctrl_stress_all.2167898348 Aug 05 06:03:55 PM PDT 24 Aug 05 06:04:02 PM PDT 24 19041103097 ps
T675 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.358701169 Aug 05 06:04:06 PM PDT 24 Aug 05 06:04:07 PM PDT 24 2198898557 ps
T676 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.2573810444 Aug 05 06:04:21 PM PDT 24 Aug 05 06:05:35 PM PDT 24 31832492964 ps
T361 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.829063648 Aug 05 06:04:41 PM PDT 24 Aug 05 06:09:24 PM PDT 24 107288386358 ps
T677 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.1445965907 Aug 05 06:04:16 PM PDT 24 Aug 05 06:04:22 PM PDT 24 2053673823 ps
T678 /workspace/coverage/default/13.sysrst_ctrl_stress_all.3210997194 Aug 05 06:04:22 PM PDT 24 Aug 05 06:04:26 PM PDT 24 9580100319 ps
T679 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.1524239944 Aug 05 06:05:52 PM PDT 24 Aug 05 06:05:59 PM PDT 24 3184256591 ps
T680 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.729874690 Aug 05 06:04:47 PM PDT 24 Aug 05 06:04:55 PM PDT 24 2612523680 ps
T250 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.3395142274 Aug 05 06:05:48 PM PDT 24 Aug 05 06:05:53 PM PDT 24 5317614271 ps
T124 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.2807014668 Aug 05 06:04:01 PM PDT 24 Aug 05 06:05:36 PM PDT 24 473191043688 ps
T681 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.968273026 Aug 05 06:05:58 PM PDT 24 Aug 05 06:06:01 PM PDT 24 3305954731 ps
T682 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.1877550660 Aug 05 06:05:36 PM PDT 24 Aug 05 06:05:43 PM PDT 24 2452513961 ps
T683 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.301546325 Aug 05 06:05:47 PM PDT 24 Aug 05 06:05:54 PM PDT 24 2170098425 ps
T684 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.538228089 Aug 05 06:05:40 PM PDT 24 Aug 05 06:05:48 PM PDT 24 2464949399 ps
T685 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.1916843209 Aug 05 06:03:51 PM PDT 24 Aug 05 06:05:07 PM PDT 24 109578974870 ps
T686 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.1435369191 Aug 05 06:04:40 PM PDT 24 Aug 05 06:04:41 PM PDT 24 2166501465 ps
T687 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.506333641 Aug 05 06:05:16 PM PDT 24 Aug 05 06:06:05 PM PDT 24 96680004383 ps
T688 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.4048085919 Aug 05 06:05:46 PM PDT 24 Aug 05 06:05:49 PM PDT 24 2477223290 ps
T689 /workspace/coverage/default/10.sysrst_ctrl_alert_test.1510587356 Aug 05 06:04:09 PM PDT 24 Aug 05 06:04:11 PM PDT 24 2032670126 ps
T690 /workspace/coverage/default/6.sysrst_ctrl_alert_test.4289050311 Aug 05 06:04:10 PM PDT 24 Aug 05 06:04:16 PM PDT 24 2015269617 ps
T691 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.3106454654 Aug 05 06:05:45 PM PDT 24 Aug 05 06:07:19 PM PDT 24 48255242357 ps
T692 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.3741315316 Aug 05 06:04:51 PM PDT 24 Aug 05 06:04:54 PM PDT 24 2472573141 ps
T693 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.4146506239 Aug 05 06:03:52 PM PDT 24 Aug 05 06:03:55 PM PDT 24 3604434901 ps
T694 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.2898973379 Aug 05 06:05:56 PM PDT 24 Aug 05 06:06:25 PM PDT 24 41481439582 ps
T695 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.3393115174 Aug 05 06:05:10 PM PDT 24 Aug 05 06:05:15 PM PDT 24 3383674696 ps
T696 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.3452131871 Aug 05 06:04:40 PM PDT 24 Aug 05 06:04:45 PM PDT 24 2162059797 ps
T697 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.814314242 Aug 05 06:05:29 PM PDT 24 Aug 05 06:07:08 PM PDT 24 160788376348 ps
T698 /workspace/coverage/default/36.sysrst_ctrl_stress_all.1381770459 Aug 05 06:05:19 PM PDT 24 Aug 05 06:05:53 PM PDT 24 153031827592 ps
T699 /workspace/coverage/default/19.sysrst_ctrl_alert_test.1539245986 Aug 05 06:04:33 PM PDT 24 Aug 05 06:04:35 PM PDT 24 2073738636 ps
T700 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.3010165113 Aug 05 06:03:48 PM PDT 24 Aug 05 06:03:55 PM PDT 24 2261313782 ps
T701 /workspace/coverage/default/45.sysrst_ctrl_alert_test.1302461033 Aug 05 06:05:39 PM PDT 24 Aug 05 06:05:41 PM PDT 24 2043592719 ps
T702 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.3598616043 Aug 05 06:04:26 PM PDT 24 Aug 05 06:05:21 PM PDT 24 19599480402 ps
T703 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.1958175577 Aug 05 06:04:49 PM PDT 24 Aug 05 06:04:53 PM PDT 24 3532309874 ps
T704 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.2934208760 Aug 05 06:05:31 PM PDT 24 Aug 05 06:05:35 PM PDT 24 4376698759 ps
T235 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.2955970884 Aug 05 06:04:26 PM PDT 24 Aug 05 06:04:29 PM PDT 24 4385141448 ps
T236 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.3087685934 Aug 05 06:04:03 PM PDT 24 Aug 05 06:04:05 PM PDT 24 2528227843 ps
T237 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.3933037511 Aug 05 06:05:59 PM PDT 24 Aug 05 06:06:16 PM PDT 24 34751439589 ps
T238 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.3345861843 Aug 05 06:05:49 PM PDT 24 Aug 05 06:11:22 PM PDT 24 134033909099 ps
T239 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.3796799916 Aug 05 06:03:56 PM PDT 24 Aug 05 06:07:00 PM PDT 24 68542218044 ps
T240 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.264841493 Aug 05 06:04:02 PM PDT 24 Aug 05 06:04:29 PM PDT 24 82064904064 ps
T141 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.4056230910 Aug 05 06:05:34 PM PDT 24 Aug 05 06:05:47 PM PDT 24 32112687045 ps
T125 /workspace/coverage/default/18.sysrst_ctrl_stress_all_with_rand_reset.1960602273 Aug 05 06:04:35 PM PDT 24 Aug 05 06:05:33 PM PDT 24 49920244160 ps
T241 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.1803683139 Aug 05 06:05:39 PM PDT 24 Aug 05 06:05:50 PM PDT 24 4354310214 ps
T242 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.1724271838 Aug 05 06:04:03 PM PDT 24 Aug 05 06:04:09 PM PDT 24 4007275447 ps
T705 /workspace/coverage/default/29.sysrst_ctrl_smoke.1992908339 Aug 05 06:04:57 PM PDT 24 Aug 05 06:04:59 PM PDT 24 2128755673 ps
T706 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.2376215455 Aug 05 06:05:28 PM PDT 24 Aug 05 06:05:31 PM PDT 24 3882593238 ps
T707 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.1224941836 Aug 05 06:05:32 PM PDT 24 Aug 05 06:07:27 PM PDT 24 89204046037 ps
T708 /workspace/coverage/default/19.sysrst_ctrl_stress_all.1338974949 Aug 05 06:04:36 PM PDT 24 Aug 05 06:04:58 PM PDT 24 8278835558 ps
T709 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.1789565242 Aug 05 06:05:59 PM PDT 24 Aug 05 06:06:47 PM PDT 24 36333920821 ps
T710 /workspace/coverage/default/10.sysrst_ctrl_stress_all.1571637974 Aug 05 06:04:07 PM PDT 24 Aug 05 06:04:20 PM PDT 24 9344615173 ps
T202 /workspace/coverage/default/47.sysrst_ctrl_stress_all.3267556110 Aug 05 06:05:49 PM PDT 24 Aug 05 06:09:04 PM PDT 24 80211870984 ps
T711 /workspace/coverage/default/3.sysrst_ctrl_smoke.3661026431 Aug 05 06:04:04 PM PDT 24 Aug 05 06:04:10 PM PDT 24 2111739039 ps
T712 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.4283645446 Aug 05 06:03:50 PM PDT 24 Aug 05 06:03:56 PM PDT 24 5800804664 ps
T713 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.206838781 Aug 05 06:05:27 PM PDT 24 Aug 05 06:05:33 PM PDT 24 2240575685 ps
T714 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.3249805124 Aug 05 06:04:23 PM PDT 24 Aug 05 06:04:30 PM PDT 24 2188331324 ps
T715 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.1660259460 Aug 05 06:06:01 PM PDT 24 Aug 05 06:06:19 PM PDT 24 26598592383 ps
T716 /workspace/coverage/default/11.sysrst_ctrl_alert_test.2066009084 Aug 05 06:04:13 PM PDT 24 Aug 05 06:04:15 PM PDT 24 2045047547 ps
T717 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.1680750544 Aug 05 06:05:18 PM PDT 24 Aug 05 06:05:22 PM PDT 24 2057997438 ps
T718 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.1934334580 Aug 05 06:04:04 PM PDT 24 Aug 05 06:04:09 PM PDT 24 2152649663 ps
T719 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.4241602087 Aug 05 06:05:41 PM PDT 24 Aug 05 06:05:47 PM PDT 24 3040819568 ps
T720 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.1287267639 Aug 05 06:04:12 PM PDT 24 Aug 05 06:04:16 PM PDT 24 3053025881 ps
T721 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.2783059082 Aug 05 06:05:12 PM PDT 24 Aug 05 06:05:18 PM PDT 24 3915795068 ps
T104 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.3793367786 Aug 05 06:04:55 PM PDT 24 Aug 05 06:04:57 PM PDT 24 3559236302 ps
T722 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.2665021482 Aug 05 06:04:01 PM PDT 24 Aug 05 06:08:19 PM PDT 24 100992576024 ps
T723 /workspace/coverage/default/7.sysrst_ctrl_smoke.2117621887 Aug 05 06:04:02 PM PDT 24 Aug 05 06:04:08 PM PDT 24 2108684014 ps
T724 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.3222906518 Aug 05 06:04:47 PM PDT 24 Aug 05 06:04:53 PM PDT 24 2516464104 ps
T725 /workspace/coverage/default/3.sysrst_ctrl_stress_all.251956033 Aug 05 06:04:02 PM PDT 24 Aug 05 06:12:07 PM PDT 24 2146874841993 ps
T177 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.548967972 Aug 05 06:04:33 PM PDT 24 Aug 05 06:06:22 PM PDT 24 167581507400 ps
T726 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.2111476402 Aug 05 06:04:33 PM PDT 24 Aug 05 06:04:37 PM PDT 24 2479804771 ps
T727 /workspace/coverage/default/37.sysrst_ctrl_smoke.466818095 Aug 05 06:05:19 PM PDT 24 Aug 05 06:05:25 PM PDT 24 2108210857 ps
T227 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.3887353414 Aug 05 06:04:44 PM PDT 24 Aug 05 06:05:11 PM PDT 24 10053001390 ps
T728 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.1273618781 Aug 05 06:04:59 PM PDT 24 Aug 05 06:05:06 PM PDT 24 2460786797 ps
T729 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.3545608115 Aug 05 06:04:58 PM PDT 24 Aug 05 06:05:04 PM PDT 24 2094565608 ps
T249 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.262151252 Aug 05 06:04:41 PM PDT 24 Aug 05 06:05:15 PM PDT 24 54799579675 ps
T730 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.249701953 Aug 05 06:03:55 PM PDT 24 Aug 05 06:03:59 PM PDT 24 2124875927 ps
T731 /workspace/coverage/default/31.sysrst_ctrl_alert_test.1171149068 Aug 05 06:05:16 PM PDT 24 Aug 05 06:05:22 PM PDT 24 2010714325 ps
T732 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.1917968436 Aug 05 06:05:25 PM PDT 24 Aug 05 06:05:29 PM PDT 24 2521979511 ps
T733 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.282838033 Aug 05 06:05:03 PM PDT 24 Aug 05 06:05:05 PM PDT 24 2544548805 ps
T734 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.4089145307 Aug 05 06:04:54 PM PDT 24 Aug 05 06:05:01 PM PDT 24 8186131253 ps
T735 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.783543393 Aug 05 06:05:22 PM PDT 24 Aug 05 06:05:29 PM PDT 24 2435611166 ps
T736 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.764510568 Aug 05 06:04:43 PM PDT 24 Aug 05 06:04:45 PM PDT 24 2624711260 ps
T183 /workspace/coverage/default/15.sysrst_ctrl_stress_all.1593017775 Aug 05 06:04:23 PM PDT 24 Aug 05 06:04:39 PM PDT 24 11968192473 ps
T737 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.2231432857 Aug 05 06:04:19 PM PDT 24 Aug 05 06:04:21 PM PDT 24 3207170611 ps
T738 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.2726991477 Aug 05 06:04:48 PM PDT 24 Aug 05 06:04:54 PM PDT 24 2117238356 ps
T80 /workspace/coverage/default/28.sysrst_ctrl_combo_detect_with_pre_cond.2884630633 Aug 05 06:04:57 PM PDT 24 Aug 05 06:05:49 PM PDT 24 36663460404 ps
T739 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.754994060 Aug 05 06:05:25 PM PDT 24 Aug 05 06:05:33 PM PDT 24 2720950070 ps
T740 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.4182391025 Aug 05 06:04:35 PM PDT 24 Aug 05 06:04:36 PM PDT 24 2552486674 ps
T351 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.845881097 Aug 05 06:05:33 PM PDT 24 Aug 05 06:06:39 PM PDT 24 101926676057 ps
T741 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.171554029 Aug 05 06:05:35 PM PDT 24 Aug 05 06:09:17 PM PDT 24 89244282571 ps
T742 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.3768477557 Aug 05 06:05:08 PM PDT 24 Aug 05 06:05:15 PM PDT 24 2610820996 ps
T743 /workspace/coverage/default/28.sysrst_ctrl_smoke.3082843413 Aug 05 06:04:55 PM PDT 24 Aug 05 06:04:57 PM PDT 24 2134579865 ps
T744 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.1759209404 Aug 05 06:05:16 PM PDT 24 Aug 05 06:05:22 PM PDT 24 3099194783 ps
T263 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.2870673663 Aug 05 06:06:06 PM PDT 24 Aug 05 06:07:56 PM PDT 24 166809384846 ps
T745 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.2616653622 Aug 05 06:04:26 PM PDT 24 Aug 05 06:04:32 PM PDT 24 4890238305 ps
T746 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.1707408499 Aug 05 06:05:08 PM PDT 24 Aug 05 06:06:03 PM PDT 24 36237459664 ps
T747 /workspace/coverage/default/14.sysrst_ctrl_alert_test.4162973452 Aug 05 06:04:23 PM PDT 24 Aug 05 06:04:25 PM PDT 24 2029300028 ps
T352 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.1154459983 Aug 05 06:05:55 PM PDT 24 Aug 05 06:06:55 PM PDT 24 93959328688 ps
T748 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.614347356 Aug 05 06:04:48 PM PDT 24 Aug 05 06:04:57 PM PDT 24 3406348543 ps
T749 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.3575699959 Aug 05 06:04:46 PM PDT 24 Aug 05 06:04:50 PM PDT 24 2466267881 ps
T750 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.1002540347 Aug 05 06:04:32 PM PDT 24 Aug 05 06:05:48 PM PDT 24 106788845654 ps
T751 /workspace/coverage/default/5.sysrst_ctrl_stress_all.2406180126 Aug 05 06:04:01 PM PDT 24 Aug 05 06:04:12 PM PDT 24 7235775331 ps
T752 /workspace/coverage/default/32.sysrst_ctrl_smoke.1963709437 Aug 05 06:05:12 PM PDT 24 Aug 05 06:05:16 PM PDT 24 2118131307 ps
T357 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2216419640 Aug 05 06:04:29 PM PDT 24 Aug 05 06:09:14 PM PDT 24 117013253645 ps
T151 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.2823473107 Aug 05 06:04:02 PM PDT 24 Aug 05 06:04:06 PM PDT 24 3544506056 ps
T753 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.1403027964 Aug 05 06:04:07 PM PDT 24 Aug 05 06:04:13 PM PDT 24 3973855789 ps
T754 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.2456059288 Aug 05 06:05:56 PM PDT 24 Aug 05 06:06:35 PM PDT 24 69885430918 ps
T755 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1735330860 Aug 05 06:04:45 PM PDT 24 Aug 05 06:04:47 PM PDT 24 2040007783 ps
T756 /workspace/coverage/default/11.sysrst_ctrl_smoke.69355049 Aug 05 06:04:14 PM PDT 24 Aug 05 06:04:15 PM PDT 24 2224207727 ps
T757 /workspace/coverage/default/8.sysrst_ctrl_smoke.2494297640 Aug 05 06:04:10 PM PDT 24 Aug 05 06:04:16 PM PDT 24 2109350077 ps
T758 /workspace/coverage/default/20.sysrst_ctrl_smoke.1414283111 Aug 05 06:04:38 PM PDT 24 Aug 05 06:04:41 PM PDT 24 2116854174 ps
T759 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.790666304 Aug 05 06:04:12 PM PDT 24 Aug 05 06:04:15 PM PDT 24 2531834961 ps
T760 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.2955750005 Aug 05 06:04:54 PM PDT 24 Aug 05 06:04:57 PM PDT 24 2527208742 ps
T359 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.3174100626 Aug 05 06:04:51 PM PDT 24 Aug 05 06:07:48 PM PDT 24 129523631260 ps
T296 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.1804069281 Aug 05 06:04:07 PM PDT 24 Aug 05 06:04:22 PM PDT 24 22051884025 ps
T228 /workspace/coverage/default/29.sysrst_ctrl_stress_all.3662580845 Aug 05 06:05:01 PM PDT 24 Aug 05 06:07:00 PM PDT 24 175328530271 ps
T761 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.622031657 Aug 05 06:04:08 PM PDT 24 Aug 05 06:04:19 PM PDT 24 3916015950 ps
T762 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.3641009815 Aug 05 06:05:09 PM PDT 24 Aug 05 06:05:15 PM PDT 24 3851829869 ps
T763 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.1030420760 Aug 05 06:04:55 PM PDT 24 Aug 05 06:04:57 PM PDT 24 2261096945 ps
T764 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.1549561027 Aug 05 06:05:11 PM PDT 24 Aug 05 06:05:13 PM PDT 24 3130580649 ps
T362 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.1272249426 Aug 05 06:05:55 PM PDT 24 Aug 05 06:06:36 PM PDT 24 175467696376 ps
T765 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.2596448417 Aug 05 06:05:37 PM PDT 24 Aug 05 06:05:40 PM PDT 24 3370232010 ps
T766 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.243602423 Aug 05 06:04:22 PM PDT 24 Aug 05 06:04:25 PM PDT 24 5100826767 ps
T767 /workspace/coverage/default/3.sysrst_ctrl_alert_test.1897783050 Aug 05 06:04:03 PM PDT 24 Aug 05 06:04:09 PM PDT 24 2011215247 ps
T768 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.252173088 Aug 05 06:04:22 PM PDT 24 Aug 05 06:12:20 PM PDT 24 196056385124 ps
T769 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.2492594000 Aug 05 06:04:52 PM PDT 24 Aug 05 06:04:58 PM PDT 24 9093179582 ps
T770 /workspace/coverage/default/15.sysrst_ctrl_smoke.142893803 Aug 05 06:04:24 PM PDT 24 Aug 05 06:04:31 PM PDT 24 2108825867 ps
T771 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.2940251595 Aug 05 06:03:59 PM PDT 24 Aug 05 06:04:06 PM PDT 24 2612837646 ps
T772 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.1034842364 Aug 05 06:04:41 PM PDT 24 Aug 05 06:04:49 PM PDT 24 3194368532 ps
T773 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.2524891773 Aug 05 06:04:07 PM PDT 24 Aug 05 06:04:14 PM PDT 24 2512210641 ps
T774 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.557707158 Aug 05 06:05:15 PM PDT 24 Aug 05 06:05:22 PM PDT 24 2611329573 ps
T775 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.4272496137 Aug 05 06:05:34 PM PDT 24 Aug 05 06:05:35 PM PDT 24 2548283042 ps
T776 /workspace/coverage/default/7.sysrst_ctrl_stress_all.2791331278 Aug 05 06:04:08 PM PDT 24 Aug 05 06:04:15 PM PDT 24 8799255151 ps
T321 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.1051487886 Aug 05 06:05:35 PM PDT 24 Aug 05 06:07:33 PM PDT 24 49348403007 ps
T777 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.1023599744 Aug 05 06:04:52 PM PDT 24 Aug 05 06:04:55 PM PDT 24 3363897022 ps
T778 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.248524485 Aug 05 06:05:17 PM PDT 24 Aug 05 06:05:19 PM PDT 24 2710976829 ps
T779 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.2579635275 Aug 05 06:04:31 PM PDT 24 Aug 05 06:05:37 PM PDT 24 126006918744 ps
T780 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.1567996416 Aug 05 06:04:10 PM PDT 24 Aug 05 06:04:12 PM PDT 24 2140759458 ps
T781 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.1005330351 Aug 05 06:05:02 PM PDT 24 Aug 05 06:06:27 PM PDT 24 1509920094873 ps
T782 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.630371962 Aug 05 06:04:27 PM PDT 24 Aug 05 06:04:29 PM PDT 24 2624072489 ps
T783 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.3374596630 Aug 05 06:05:31 PM PDT 24 Aug 05 06:05:33 PM PDT 24 7758705722 ps
T784 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.1349194929 Aug 05 06:04:49 PM PDT 24 Aug 05 06:04:57 PM PDT 24 2611079099 ps
T785 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.752019257 Aug 05 06:04:07 PM PDT 24 Aug 05 06:04:14 PM PDT 24 2518621490 ps
T786 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.1388186917 Aug 05 06:04:49 PM PDT 24 Aug 05 06:04:56 PM PDT 24 4374429869 ps
T787 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.4099294772 Aug 05 06:05:15 PM PDT 24 Aug 05 06:05:19 PM PDT 24 2618158938 ps
T788 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.1426778973 Aug 05 06:04:09 PM PDT 24 Aug 05 06:04:51 PM PDT 24 140432661872 ps
T789 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.3900616153 Aug 05 06:04:39 PM PDT 24 Aug 05 06:04:52 PM PDT 24 33824710817 ps
T790 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.809195679 Aug 05 06:04:14 PM PDT 24 Aug 05 06:04:21 PM PDT 24 2510077788 ps
T791 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.422897905 Aug 05 06:05:10 PM PDT 24 Aug 05 06:05:18 PM PDT 24 2462191641 ps
T792 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.1470723757 Aug 05 06:05:59 PM PDT 24 Aug 05 06:06:08 PM PDT 24 3132822057 ps
T793 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.2136546986 Aug 05 06:04:49 PM PDT 24 Aug 05 06:04:53 PM PDT 24 2616357469 ps
T794 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.4268825822 Aug 05 06:05:00 PM PDT 24 Aug 05 06:05:04 PM PDT 24 6045684091 ps
T248 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.492908751 Aug 05 06:04:56 PM PDT 24 Aug 05 06:07:56 PM PDT 24 92591706444 ps
T32 /workspace/coverage/cover_reg_top/0.sysrst_ctrl_tl_intg_err.2322984034 Aug 05 06:02:44 PM PDT 24 Aug 05 06:03:14 PM PDT 24 22224929779 ps
T283 /workspace/coverage/cover_reg_top/7.sysrst_ctrl_tl_errors.1364122821 Aug 05 06:03:01 PM PDT 24 Aug 05 06:03:04 PM PDT 24 2103042734 ps
T24 /workspace/coverage/cover_reg_top/6.sysrst_ctrl_same_csr_outstanding.3978976491 Aug 05 06:03:01 PM PDT 24 Aug 05 06:03:20 PM PDT 24 7718389455 ps
T33 /workspace/coverage/cover_reg_top/11.sysrst_ctrl_csr_mem_rw_with_rand_reset.2962102064 Aug 05 06:03:04 PM PDT 24 Aug 05 06:03:08 PM PDT 24 2045241848 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%