Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.21 99.33 96.41 100.00 96.79 98.78 99.52 89.62


Total test records in report: 908
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T299 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.205219763 Aug 11 06:15:20 PM PDT 24 Aug 11 06:15:26 PM PDT 24 3706521946 ps
T293 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.860493751 Aug 11 06:16:11 PM PDT 24 Aug 11 06:16:18 PM PDT 24 2460873504 ps
T183 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.1581508734 Aug 11 06:16:46 PM PDT 24 Aug 11 06:18:01 PM PDT 24 31127973294 ps
T453 /workspace/coverage/default/26.sysrst_ctrl_smoke.2005030908 Aug 11 06:15:49 PM PDT 24 Aug 11 06:15:53 PM PDT 24 2115253432 ps
T300 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.3455269578 Aug 11 06:15:26 PM PDT 24 Aug 11 06:15:35 PM PDT 24 8583171845 ps
T454 /workspace/coverage/default/34.sysrst_ctrl_smoke.3256733938 Aug 11 06:16:06 PM PDT 24 Aug 11 06:16:08 PM PDT 24 2123389965 ps
T378 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.2465635044 Aug 11 06:16:03 PM PDT 24 Aug 11 06:16:22 PM PDT 24 63621797943 ps
T167 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.1470388418 Aug 11 06:15:34 PM PDT 24 Aug 11 06:15:40 PM PDT 24 3891537238 ps
T340 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.1051024947 Aug 11 06:16:20 PM PDT 24 Aug 11 06:19:13 PM PDT 24 63624292277 ps
T455 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.3173980717 Aug 11 06:16:54 PM PDT 24 Aug 11 06:16:56 PM PDT 24 4420915719 ps
T456 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.1640401321 Aug 11 06:16:03 PM PDT 24 Aug 11 06:16:05 PM PDT 24 2315658194 ps
T457 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.2344636506 Aug 11 06:16:14 PM PDT 24 Aug 11 06:16:19 PM PDT 24 3292947509 ps
T291 /workspace/coverage/default/39.sysrst_ctrl_stress_all.215691384 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:46 PM PDT 24 12104734994 ps
T373 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.81786485 Aug 11 06:15:41 PM PDT 24 Aug 11 06:18:43 PM PDT 24 71663376227 ps
T458 /workspace/coverage/default/1.sysrst_ctrl_stress_all.798182536 Aug 11 06:14:49 PM PDT 24 Aug 11 06:15:01 PM PDT 24 8646443075 ps
T459 /workspace/coverage/default/25.sysrst_ctrl_alert_test.2058035137 Aug 11 06:15:52 PM PDT 24 Aug 11 06:15:57 PM PDT 24 2015198228 ps
T355 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.3101660495 Aug 11 06:16:55 PM PDT 24 Aug 11 06:19:18 PM PDT 24 54389363155 ps
T294 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.3117481199 Aug 11 06:16:40 PM PDT 24 Aug 11 06:16:46 PM PDT 24 2461640048 ps
T460 /workspace/coverage/default/3.sysrst_ctrl_alert_test.3675981199 Aug 11 06:14:55 PM PDT 24 Aug 11 06:15:01 PM PDT 24 2011598917 ps
T461 /workspace/coverage/default/32.sysrst_ctrl_stress_all.1702127371 Aug 11 06:16:05 PM PDT 24 Aug 11 06:16:13 PM PDT 24 9502791843 ps
T462 /workspace/coverage/default/27.sysrst_ctrl_smoke.799085306 Aug 11 06:15:53 PM PDT 24 Aug 11 06:15:54 PM PDT 24 2158829609 ps
T463 /workspace/coverage/default/31.sysrst_ctrl_stress_all.3634880008 Aug 11 06:16:09 PM PDT 24 Aug 11 06:16:31 PM PDT 24 7922611774 ps
T464 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.3821403482 Aug 11 06:16:09 PM PDT 24 Aug 11 06:16:12 PM PDT 24 2492361059 ps
T98 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.2127344744 Aug 11 06:16:10 PM PDT 24 Aug 11 06:23:57 PM PDT 24 177712765524 ps
T465 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.677847135 Aug 11 06:15:48 PM PDT 24 Aug 11 06:15:49 PM PDT 24 4608434068 ps
T466 /workspace/coverage/default/11.sysrst_ctrl_smoke.1633381415 Aug 11 06:15:05 PM PDT 24 Aug 11 06:15:07 PM PDT 24 2136001785 ps
T467 /workspace/coverage/default/43.sysrst_ctrl_alert_test.1329565478 Aug 11 06:16:35 PM PDT 24 Aug 11 06:16:38 PM PDT 24 2015834506 ps
T468 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.3428881938 Aug 11 06:15:09 PM PDT 24 Aug 11 06:15:26 PM PDT 24 26848698094 ps
T469 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.1370575331 Aug 11 06:15:26 PM PDT 24 Aug 11 06:15:28 PM PDT 24 2629409785 ps
T207 /workspace/coverage/default/15.sysrst_ctrl_stress_all.3622278274 Aug 11 06:15:23 PM PDT 24 Aug 11 06:18:58 PM PDT 24 160898611159 ps
T129 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.3370362889 Aug 11 06:16:39 PM PDT 24 Aug 11 06:17:12 PM PDT 24 56575564531 ps
T364 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.154582967 Aug 11 06:16:57 PM PDT 24 Aug 11 06:17:46 PM PDT 24 81757439629 ps
T470 /workspace/coverage/default/16.sysrst_ctrl_smoke.3012878787 Aug 11 06:15:20 PM PDT 24 Aug 11 06:15:26 PM PDT 24 2113180426 ps
T471 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.887107590 Aug 11 06:16:47 PM PDT 24 Aug 11 06:18:00 PM PDT 24 27582957298 ps
T472 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.724909957 Aug 11 06:16:46 PM PDT 24 Aug 11 06:16:49 PM PDT 24 3228256855 ps
T99 /workspace/coverage/default/45.sysrst_ctrl_stress_all.3551533138 Aug 11 06:16:41 PM PDT 24 Aug 11 06:25:15 PM PDT 24 207209108296 ps
T473 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.1343893658 Aug 11 06:16:08 PM PDT 24 Aug 11 06:16:10 PM PDT 24 2710900587 ps
T234 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.1385616167 Aug 11 06:15:50 PM PDT 24 Aug 11 06:16:30 PM PDT 24 16039020891 ps
T474 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.1729342282 Aug 11 06:15:29 PM PDT 24 Aug 11 06:19:20 PM PDT 24 171586447854 ps
T250 /workspace/coverage/default/40.sysrst_ctrl_stress_all.124765913 Aug 11 06:16:29 PM PDT 24 Aug 11 06:17:32 PM PDT 24 91041416056 ps
T475 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.3655989932 Aug 11 06:15:51 PM PDT 24 Aug 11 06:15:54 PM PDT 24 3883974295 ps
T246 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.2288355023 Aug 11 06:17:00 PM PDT 24 Aug 11 06:21:29 PM PDT 24 96157900151 ps
T476 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.1334316986 Aug 11 06:16:02 PM PDT 24 Aug 11 06:16:10 PM PDT 24 2608473402 ps
T477 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.1226357527 Aug 11 06:16:01 PM PDT 24 Aug 11 06:16:05 PM PDT 24 2522220874 ps
T351 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.3439539591 Aug 11 06:15:30 PM PDT 24 Aug 11 06:17:48 PM PDT 24 55666026541 ps
T478 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.3116097310 Aug 11 06:16:15 PM PDT 24 Aug 11 06:16:19 PM PDT 24 2469945131 ps
T479 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.3526160695 Aug 11 06:16:25 PM PDT 24 Aug 11 06:16:27 PM PDT 24 3438995231 ps
T480 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.744173364 Aug 11 06:15:44 PM PDT 24 Aug 11 06:15:51 PM PDT 24 2466592549 ps
T481 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.3698652667 Aug 11 06:15:22 PM PDT 24 Aug 11 06:15:25 PM PDT 24 3523686532 ps
T213 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.899448576 Aug 11 06:15:12 PM PDT 24 Aug 11 06:15:14 PM PDT 24 2710077950 ps
T216 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.2391888261 Aug 11 06:15:17 PM PDT 24 Aug 11 06:15:24 PM PDT 24 2444171007 ps
T217 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.3701291682 Aug 11 06:15:44 PM PDT 24 Aug 11 06:15:51 PM PDT 24 2457941376 ps
T218 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.3821824546 Aug 11 06:15:06 PM PDT 24 Aug 11 06:15:53 PM PDT 24 35767470073 ps
T219 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.2893433677 Aug 11 06:16:48 PM PDT 24 Aug 11 06:16:52 PM PDT 24 2615712248 ps
T220 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.4040688301 Aug 11 06:16:36 PM PDT 24 Aug 11 06:19:11 PM PDT 24 64949543747 ps
T221 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.1772447131 Aug 11 06:15:00 PM PDT 24 Aug 11 06:15:05 PM PDT 24 2617589823 ps
T222 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.3581020971 Aug 11 06:16:34 PM PDT 24 Aug 11 06:16:44 PM PDT 24 3558488840 ps
T157 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.1583600030 Aug 11 06:15:42 PM PDT 24 Aug 11 06:17:58 PM PDT 24 200878693635 ps
T223 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.3518980384 Aug 11 06:16:57 PM PDT 24 Aug 11 06:17:22 PM PDT 24 41032590524 ps
T336 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.2877333553 Aug 11 06:16:33 PM PDT 24 Aug 11 06:23:51 PM PDT 24 211672485745 ps
T482 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.3623194292 Aug 11 06:15:43 PM PDT 24 Aug 11 06:20:12 PM PDT 24 2221506868621 ps
T483 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.61819294 Aug 11 06:16:37 PM PDT 24 Aug 11 06:16:49 PM PDT 24 55802665018 ps
T354 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.2021985263 Aug 11 06:15:22 PM PDT 24 Aug 11 06:20:44 PM PDT 24 249813179402 ps
T484 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.4036838769 Aug 11 06:15:23 PM PDT 24 Aug 11 06:15:28 PM PDT 24 2614335892 ps
T485 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.1498869982 Aug 11 06:16:54 PM PDT 24 Aug 11 06:16:57 PM PDT 24 2473976891 ps
T486 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.1565905391 Aug 11 06:15:53 PM PDT 24 Aug 11 06:16:47 PM PDT 24 232249923599 ps
T487 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.1131823526 Aug 11 06:16:34 PM PDT 24 Aug 11 06:16:38 PM PDT 24 2469086611 ps
T369 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.3341196565 Aug 11 06:16:05 PM PDT 24 Aug 11 06:17:20 PM PDT 24 117242540648 ps
T488 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.1621289272 Aug 11 06:14:56 PM PDT 24 Aug 11 06:15:03 PM PDT 24 2407288796 ps
T489 /workspace/coverage/default/28.sysrst_ctrl_smoke.2998263072 Aug 11 06:15:51 PM PDT 24 Aug 11 06:15:57 PM PDT 24 2108798695 ps
T180 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.2005861113 Aug 11 06:14:42 PM PDT 24 Aug 11 06:14:44 PM PDT 24 4098741400 ps
T184 /workspace/coverage/default/8.sysrst_ctrl_alert_test.1756593851 Aug 11 06:15:13 PM PDT 24 Aug 11 06:15:15 PM PDT 24 2042909951 ps
T185 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.4043159311 Aug 11 06:14:43 PM PDT 24 Aug 11 06:14:47 PM PDT 24 2152280538 ps
T186 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.3571982201 Aug 11 06:14:55 PM PDT 24 Aug 11 06:15:02 PM PDT 24 2465754738 ps
T187 /workspace/coverage/default/12.sysrst_ctrl_alert_test.2888793285 Aug 11 06:15:14 PM PDT 24 Aug 11 06:15:18 PM PDT 24 2015692607 ps
T181 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.3644631863 Aug 11 06:14:44 PM PDT 24 Aug 11 06:18:02 PM PDT 24 80626693297 ps
T188 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.2259639025 Aug 11 06:16:39 PM PDT 24 Aug 11 06:16:41 PM PDT 24 3792511897 ps
T189 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.2145551636 Aug 11 06:16:15 PM PDT 24 Aug 11 06:16:19 PM PDT 24 2883682498 ps
T190 /workspace/coverage/default/49.sysrst_ctrl_smoke.1291371066 Aug 11 06:16:48 PM PDT 24 Aug 11 06:16:54 PM PDT 24 2110631617 ps
T191 /workspace/coverage/default/15.sysrst_ctrl_smoke.3945986469 Aug 11 06:15:23 PM PDT 24 Aug 11 06:15:27 PM PDT 24 2111974833 ps
T490 /workspace/coverage/default/44.sysrst_ctrl_stress_all.1456059555 Aug 11 06:16:32 PM PDT 24 Aug 11 06:16:49 PM PDT 24 15796163754 ps
T491 /workspace/coverage/default/32.sysrst_ctrl_smoke.1593154043 Aug 11 06:16:08 PM PDT 24 Aug 11 06:16:11 PM PDT 24 2122665328 ps
T338 /workspace/coverage/default/21.sysrst_ctrl_stress_all.2101331377 Aug 11 06:15:41 PM PDT 24 Aug 11 06:19:00 PM PDT 24 118627861508 ps
T492 /workspace/coverage/default/23.sysrst_ctrl_alert_test.935572432 Aug 11 06:15:48 PM PDT 24 Aug 11 06:15:49 PM PDT 24 2078828259 ps
T259 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.12545406 Aug 11 06:15:02 PM PDT 24 Aug 11 06:22:12 PM PDT 24 166368572439 ps
T493 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.4110154314 Aug 11 06:15:29 PM PDT 24 Aug 11 06:15:32 PM PDT 24 3311198403 ps
T290 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.2071405914 Aug 11 06:15:23 PM PDT 24 Aug 11 06:16:30 PM PDT 24 48176834873 ps
T494 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.1365667210 Aug 11 06:16:38 PM PDT 24 Aug 11 06:16:42 PM PDT 24 2459648430 ps
T495 /workspace/coverage/default/34.sysrst_ctrl_alert_test.564174989 Aug 11 06:16:14 PM PDT 24 Aug 11 06:16:20 PM PDT 24 2011342489 ps
T496 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.2652343836 Aug 11 06:16:21 PM PDT 24 Aug 11 06:16:28 PM PDT 24 2613274543 ps
T497 /workspace/coverage/default/2.sysrst_ctrl_smoke.467051284 Aug 11 06:14:57 PM PDT 24 Aug 11 06:15:01 PM PDT 24 2113692547 ps
T251 /workspace/coverage/default/33.sysrst_ctrl_stress_all.1287713088 Aug 11 06:16:10 PM PDT 24 Aug 11 06:16:30 PM PDT 24 53644532902 ps
T498 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.2299420308 Aug 11 06:15:45 PM PDT 24 Aug 11 06:22:04 PM PDT 24 147211742221 ps
T499 /workspace/coverage/default/20.sysrst_ctrl_stress_all.1454065132 Aug 11 06:15:41 PM PDT 24 Aug 11 06:15:51 PM PDT 24 13760453967 ps
T500 /workspace/coverage/default/19.sysrst_ctrl_combo_detect_with_pre_cond.335921980 Aug 11 06:15:35 PM PDT 24 Aug 11 06:16:11 PM PDT 24 53339510304 ps
T254 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.528979257 Aug 11 06:15:29 PM PDT 24 Aug 11 06:17:12 PM PDT 24 37636245456 ps
T140 /workspace/coverage/default/22.sysrst_ctrl_stress_all.676253195 Aug 11 06:15:39 PM PDT 24 Aug 11 06:15:49 PM PDT 24 15674805746 ps
T360 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.628053187 Aug 11 06:17:02 PM PDT 24 Aug 11 06:18:32 PM PDT 24 139494677752 ps
T501 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.3360821754 Aug 11 06:15:40 PM PDT 24 Aug 11 06:15:45 PM PDT 24 2616640328 ps
T502 /workspace/coverage/default/10.sysrst_ctrl_stress_all.1793566249 Aug 11 06:15:07 PM PDT 24 Aug 11 06:15:48 PM PDT 24 17750771175 ps
T503 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.2374612856 Aug 11 06:16:36 PM PDT 24 Aug 11 06:16:37 PM PDT 24 2595207724 ps
T504 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.3193228945 Aug 11 06:16:33 PM PDT 24 Aug 11 06:16:35 PM PDT 24 2531946596 ps
T505 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.3090230283 Aug 11 06:15:07 PM PDT 24 Aug 11 06:15:27 PM PDT 24 28356032964 ps
T506 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.2056122681 Aug 11 06:16:35 PM PDT 24 Aug 11 06:16:42 PM PDT 24 2562583798 ps
T507 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.3165187952 Aug 11 06:16:04 PM PDT 24 Aug 11 06:16:36 PM PDT 24 130473899936 ps
T508 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.1409128095 Aug 11 06:15:43 PM PDT 24 Aug 11 06:15:55 PM PDT 24 5256005139 ps
T509 /workspace/coverage/default/17.sysrst_ctrl_stress_all.1574401929 Aug 11 06:15:24 PM PDT 24 Aug 11 06:15:41 PM PDT 24 8585139849 ps
T227 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.3024604651 Aug 11 06:16:18 PM PDT 24 Aug 11 06:16:23 PM PDT 24 3831462541 ps
T130 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.2863675471 Aug 11 06:15:19 PM PDT 24 Aug 11 06:15:26 PM PDT 24 4636015144 ps
T510 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.2729064566 Aug 11 06:16:10 PM PDT 24 Aug 11 06:16:15 PM PDT 24 3375963800 ps
T511 /workspace/coverage/default/12.sysrst_ctrl_stress_all.3153109532 Aug 11 06:15:19 PM PDT 24 Aug 11 06:15:26 PM PDT 24 11448966261 ps
T208 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.678966441 Aug 11 06:16:21 PM PDT 24 Aug 11 06:16:46 PM PDT 24 41125100533 ps
T512 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.4255256209 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:31 PM PDT 24 2627083939 ps
T513 /workspace/coverage/default/38.sysrst_ctrl_alert_test.904506088 Aug 11 06:16:23 PM PDT 24 Aug 11 06:16:29 PM PDT 24 2014563079 ps
T514 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.3757870172 Aug 11 06:16:32 PM PDT 24 Aug 11 06:16:36 PM PDT 24 2513265080 ps
T515 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.2027469179 Aug 11 06:15:21 PM PDT 24 Aug 11 06:15:26 PM PDT 24 3452332007 ps
T516 /workspace/coverage/default/42.sysrst_ctrl_alert_test.213588642 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:35 PM PDT 24 2010131320 ps
T349 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.3029586304 Aug 11 06:16:11 PM PDT 24 Aug 11 06:16:59 PM PDT 24 57516892511 ps
T517 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.3769556224 Aug 11 06:14:43 PM PDT 24 Aug 11 06:15:24 PM PDT 24 67331668629 ps
T518 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1316862745 Aug 11 06:15:06 PM PDT 24 Aug 11 06:15:07 PM PDT 24 2070229648 ps
T519 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.3894579264 Aug 11 06:15:17 PM PDT 24 Aug 11 06:15:24 PM PDT 24 2235561623 ps
T520 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.2824400304 Aug 11 06:16:36 PM PDT 24 Aug 11 06:16:39 PM PDT 24 2632348578 ps
T235 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.1523218455 Aug 11 06:16:09 PM PDT 24 Aug 11 06:16:14 PM PDT 24 2794046953 ps
T521 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.1601798582 Aug 11 06:16:30 PM PDT 24 Aug 11 06:16:34 PM PDT 24 2614767239 ps
T522 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.2161256316 Aug 11 06:15:09 PM PDT 24 Aug 11 06:15:10 PM PDT 24 5038930109 ps
T240 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.4117975842 Aug 11 06:15:00 PM PDT 24 Aug 11 06:16:28 PM PDT 24 32082073847 ps
T523 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.3975247896 Aug 11 06:16:05 PM PDT 24 Aug 11 06:16:11 PM PDT 24 2105807716 ps
T524 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.2979009550 Aug 11 06:15:29 PM PDT 24 Aug 11 06:15:36 PM PDT 24 2611584230 ps
T525 /workspace/coverage/default/20.sysrst_ctrl_ec_pwr_on_rst.804775771 Aug 11 06:15:37 PM PDT 24 Aug 11 06:15:41 PM PDT 24 2682785906 ps
T371 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.3546676343 Aug 11 06:15:22 PM PDT 24 Aug 11 06:21:01 PM PDT 24 126634086242 ps
T526 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.4105394138 Aug 11 06:16:47 PM PDT 24 Aug 11 06:16:48 PM PDT 24 2556840747 ps
T527 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.433163193 Aug 11 06:15:18 PM PDT 24 Aug 11 06:15:22 PM PDT 24 2152907767 ps
T528 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.1739634331 Aug 11 06:15:38 PM PDT 24 Aug 11 06:15:41 PM PDT 24 2633333331 ps
T529 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.1037590930 Aug 11 06:14:56 PM PDT 24 Aug 11 06:15:00 PM PDT 24 2517089703 ps
T330 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.4214856581 Aug 11 06:15:19 PM PDT 24 Aug 11 06:24:00 PM PDT 24 193479234427 ps
T100 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.3752957664 Aug 11 06:16:37 PM PDT 24 Aug 11 06:22:17 PM PDT 24 140838459291 ps
T530 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.3181529137 Aug 11 06:15:33 PM PDT 24 Aug 11 06:17:48 PM PDT 24 94030347136 ps
T531 /workspace/coverage/default/8.sysrst_ctrl_stress_all.2749723908 Aug 11 06:15:07 PM PDT 24 Aug 11 06:15:19 PM PDT 24 9201094898 ps
T532 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.129479215 Aug 11 06:14:52 PM PDT 24 Aug 11 06:14:59 PM PDT 24 3460681007 ps
T533 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.369453390 Aug 11 06:15:00 PM PDT 24 Aug 11 06:15:05 PM PDT 24 3131972181 ps
T101 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.754404009 Aug 11 06:16:17 PM PDT 24 Aug 11 06:18:03 PM PDT 24 88727010372 ps
T534 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.351216151 Aug 11 06:15:11 PM PDT 24 Aug 11 06:15:13 PM PDT 24 2529147326 ps
T535 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.1190875280 Aug 11 06:15:29 PM PDT 24 Aug 11 06:15:38 PM PDT 24 3498721662 ps
T536 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.1387280559 Aug 11 06:14:56 PM PDT 24 Aug 11 06:16:04 PM PDT 24 52507213248 ps
T537 /workspace/coverage/default/11.sysrst_ctrl_alert_test.115405507 Aug 11 06:15:14 PM PDT 24 Aug 11 06:15:16 PM PDT 24 2027244427 ps
T538 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.3065272106 Aug 11 06:15:02 PM PDT 24 Aug 11 06:15:10 PM PDT 24 2612821274 ps
T539 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.474611509 Aug 11 06:16:35 PM PDT 24 Aug 11 06:16:37 PM PDT 24 2533546774 ps
T264 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.3533820056 Aug 11 06:14:59 PM PDT 24 Aug 11 06:15:20 PM PDT 24 42156074339 ps
T357 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.270364509 Aug 11 06:15:18 PM PDT 24 Aug 11 06:15:42 PM PDT 24 33576965075 ps
T370 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.1108076703 Aug 11 06:16:13 PM PDT 24 Aug 11 06:18:16 PM PDT 24 49768522968 ps
T229 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.598696365 Aug 11 06:15:06 PM PDT 24 Aug 11 07:06:54 PM PDT 24 1745508429957 ps
T540 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.1200258909 Aug 11 06:14:43 PM PDT 24 Aug 11 06:14:45 PM PDT 24 2166768499 ps
T541 /workspace/coverage/default/7.sysrst_ctrl_stress_all.3183043824 Aug 11 06:15:19 PM PDT 24 Aug 11 06:15:23 PM PDT 24 7255975169 ps
T542 /workspace/coverage/default/12.sysrst_ctrl_smoke.3066067466 Aug 11 06:15:14 PM PDT 24 Aug 11 06:15:17 PM PDT 24 2122506616 ps
T225 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.128793103 Aug 11 06:16:05 PM PDT 24 Aug 11 06:16:06 PM PDT 24 4088024946 ps
T543 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.1012077551 Aug 11 06:16:40 PM PDT 24 Aug 11 06:16:49 PM PDT 24 3355098284 ps
T544 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.824584689 Aug 11 06:16:00 PM PDT 24 Aug 11 06:16:08 PM PDT 24 2456304537 ps
T545 /workspace/coverage/default/16.sysrst_ctrl_pin_access_test.627395111 Aug 11 06:15:17 PM PDT 24 Aug 11 06:15:19 PM PDT 24 2088335884 ps
T546 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.2690269110 Aug 11 06:16:16 PM PDT 24 Aug 11 06:16:24 PM PDT 24 2609516720 ps
T547 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.3525355594 Aug 11 06:15:36 PM PDT 24 Aug 11 06:15:43 PM PDT 24 3485584946 ps
T548 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.2607468556 Aug 11 06:16:26 PM PDT 24 Aug 11 06:16:29 PM PDT 24 2524985335 ps
T549 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.84235224 Aug 11 06:15:38 PM PDT 24 Aug 11 06:15:42 PM PDT 24 2202620384 ps
T550 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.2699633125 Aug 11 06:15:00 PM PDT 24 Aug 11 06:15:05 PM PDT 24 2619396617 ps
T551 /workspace/coverage/default/8.sysrst_ctrl_smoke.2522002452 Aug 11 06:15:04 PM PDT 24 Aug 11 06:15:06 PM PDT 24 2122697107 ps
T552 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.1912566597 Aug 11 06:16:51 PM PDT 24 Aug 11 06:18:18 PM PDT 24 141456286063 ps
T553 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.2547954082 Aug 11 06:15:02 PM PDT 24 Aug 11 06:15:04 PM PDT 24 2224908137 ps
T554 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.10826364 Aug 11 06:16:36 PM PDT 24 Aug 11 06:16:42 PM PDT 24 2066199610 ps
T555 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.2546799640 Aug 11 06:15:48 PM PDT 24 Aug 11 06:15:51 PM PDT 24 2031719863 ps
T556 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.323724150 Aug 11 06:16:39 PM PDT 24 Aug 11 06:17:11 PM PDT 24 50380379173 ps
T557 /workspace/coverage/default/4.sysrst_ctrl_stress_all.3114422889 Aug 11 06:15:00 PM PDT 24 Aug 11 06:21:31 PM PDT 24 150322828512 ps
T558 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.2809562104 Aug 11 06:16:20 PM PDT 24 Aug 11 06:16:24 PM PDT 24 2214327869 ps
T559 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.3470543684 Aug 11 06:15:03 PM PDT 24 Aug 11 06:15:06 PM PDT 24 3518896382 ps
T560 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.1470903721 Aug 11 06:15:16 PM PDT 24 Aug 11 06:15:20 PM PDT 24 3935485848 ps
T353 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.3544924726 Aug 11 06:16:54 PM PDT 24 Aug 11 06:18:52 PM PDT 24 100096180683 ps
T192 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.3436093140 Aug 11 06:15:21 PM PDT 24 Aug 11 06:16:44 PM PDT 24 42934699033 ps
T561 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.3260989337 Aug 11 06:16:10 PM PDT 24 Aug 11 06:16:12 PM PDT 24 2083083282 ps
T562 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.893707564 Aug 11 06:16:27 PM PDT 24 Aug 11 06:16:30 PM PDT 24 2505719270 ps
T563 /workspace/coverage/default/14.sysrst_ctrl_alert_test.1737942662 Aug 11 06:15:22 PM PDT 24 Aug 11 06:15:27 PM PDT 24 2011906479 ps
T564 /workspace/coverage/default/26.sysrst_ctrl_alert_test.1367018490 Aug 11 06:15:50 PM PDT 24 Aug 11 06:15:56 PM PDT 24 2012625319 ps
T565 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.836926499 Aug 11 06:14:56 PM PDT 24 Aug 11 06:14:58 PM PDT 24 2460051165 ps
T566 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1473500103 Aug 11 06:15:51 PM PDT 24 Aug 11 06:15:53 PM PDT 24 2037213830 ps
T376 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.489350497 Aug 11 06:16:55 PM PDT 24 Aug 11 06:17:10 PM PDT 24 22351271940 ps
T567 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.13584167 Aug 11 06:14:50 PM PDT 24 Aug 11 06:14:53 PM PDT 24 7206382955 ps
T210 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.1083333326 Aug 11 06:16:26 PM PDT 24 Aug 11 06:17:33 PM PDT 24 152749393178 ps
T568 /workspace/coverage/default/37.sysrst_ctrl_smoke.3088423865 Aug 11 06:16:18 PM PDT 24 Aug 11 06:16:20 PM PDT 24 2135660653 ps
T79 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.1928702598 Aug 11 06:17:00 PM PDT 24 Aug 11 06:19:13 PM PDT 24 101589418803 ps
T569 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.1586542470 Aug 11 06:15:47 PM PDT 24 Aug 11 06:15:59 PM PDT 24 4196629224 ps
T239 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.2801031574 Aug 11 06:16:05 PM PDT 24 Aug 11 06:16:59 PM PDT 24 151301808994 ps
T570 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.2243972567 Aug 11 06:15:22 PM PDT 24 Aug 11 06:15:26 PM PDT 24 2613264657 ps
T571 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.1311835250 Aug 11 06:16:30 PM PDT 24 Aug 11 06:16:36 PM PDT 24 2121244697 ps
T572 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.2689765406 Aug 11 06:15:09 PM PDT 24 Aug 11 06:15:11 PM PDT 24 3206353438 ps
T255 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.1951674090 Aug 11 06:16:28 PM PDT 24 Aug 11 06:16:52 PM PDT 24 64532556315 ps
T211 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.4110771555 Aug 11 06:15:47 PM PDT 24 Aug 11 06:15:50 PM PDT 24 3068643771 ps
T573 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.4285751612 Aug 11 06:15:03 PM PDT 24 Aug 11 06:15:07 PM PDT 24 2154641025 ps
T574 /workspace/coverage/default/42.sysrst_ctrl_smoke.201997454 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:35 PM PDT 24 2108516127 ps
T575 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.2690667670 Aug 11 06:15:23 PM PDT 24 Aug 11 06:15:33 PM PDT 24 3591959334 ps
T363 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.1257554700 Aug 11 06:16:54 PM PDT 24 Aug 11 06:17:26 PM PDT 24 58594864755 ps
T576 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.1202042799 Aug 11 06:14:59 PM PDT 24 Aug 11 06:15:02 PM PDT 24 2118867154 ps
T212 /workspace/coverage/default/3.sysrst_ctrl_stress_all.3307385621 Aug 11 06:14:55 PM PDT 24 Aug 11 06:15:33 PM PDT 24 31010597454 ps
T358 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.2209461014 Aug 11 06:16:46 PM PDT 24 Aug 11 06:19:05 PM PDT 24 51766808122 ps
T577 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.3734495782 Aug 11 06:15:43 PM PDT 24 Aug 11 06:15:46 PM PDT 24 3383096978 ps
T578 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.1839436317 Aug 11 06:16:20 PM PDT 24 Aug 11 06:16:22 PM PDT 24 2652267220 ps
T579 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.3413163532 Aug 11 06:16:34 PM PDT 24 Aug 11 06:16:37 PM PDT 24 2521858329 ps
T580 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.2559927490 Aug 11 06:15:44 PM PDT 24 Aug 11 06:15:45 PM PDT 24 2691326949 ps
T581 /workspace/coverage/default/48.sysrst_ctrl_smoke.890066030 Aug 11 06:16:47 PM PDT 24 Aug 11 06:16:49 PM PDT 24 2120905172 ps
T359 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.393365016 Aug 11 06:16:54 PM PDT 24 Aug 11 06:18:05 PM PDT 24 101239724661 ps
T158 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.1473587130 Aug 11 06:16:35 PM PDT 24 Aug 11 06:18:25 PM PDT 24 168765925886 ps
T582 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.1317020684 Aug 11 06:16:58 PM PDT 24 Aug 11 06:17:47 PM PDT 24 80854601439 ps
T583 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.2679015978 Aug 11 06:15:41 PM PDT 24 Aug 11 06:15:45 PM PDT 24 3740683499 ps
T584 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.764645240 Aug 11 06:15:00 PM PDT 24 Aug 11 06:15:08 PM PDT 24 2473343269 ps
T585 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.404990214 Aug 11 06:15:19 PM PDT 24 Aug 11 06:15:22 PM PDT 24 2084677622 ps
T586 /workspace/coverage/default/31.sysrst_ctrl_alert_test.2720626319 Aug 11 06:16:03 PM PDT 24 Aug 11 06:16:07 PM PDT 24 2012952581 ps
T76 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.1745443556 Aug 11 06:15:24 PM PDT 24 Aug 11 06:15:32 PM PDT 24 3245370206 ps
T77 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.2390662909 Aug 11 06:15:07 PM PDT 24 Aug 11 06:17:27 PM PDT 24 433036618044 ps
T194 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.808901818 Aug 11 06:16:13 PM PDT 24 Aug 11 06:16:16 PM PDT 24 2078522312 ps
T195 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.1728963366 Aug 11 06:16:17 PM PDT 24 Aug 11 06:17:09 PM PDT 24 78639446314 ps
T196 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.4236721162 Aug 11 06:15:49 PM PDT 24 Aug 11 06:15:52 PM PDT 24 2621177132 ps
T197 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.3492573644 Aug 11 06:16:08 PM PDT 24 Aug 11 06:16:11 PM PDT 24 2622388722 ps
T147 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.505090254 Aug 11 06:16:42 PM PDT 24 Aug 11 06:16:47 PM PDT 24 5967426379 ps
T198 /workspace/coverage/default/21.sysrst_ctrl_alert_test.1063538616 Aug 11 06:15:43 PM PDT 24 Aug 11 06:15:49 PM PDT 24 2009478789 ps
T199 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.3751118959 Aug 11 06:16:32 PM PDT 24 Aug 11 06:16:35 PM PDT 24 2968956131 ps
T200 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.3358675295 Aug 11 06:15:38 PM PDT 24 Aug 11 06:15:48 PM PDT 24 3873259699 ps
T209 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.1962759474 Aug 11 06:15:49 PM PDT 24 Aug 11 06:19:43 PM PDT 24 195780185392 ps
T587 /workspace/coverage/default/41.sysrst_ctrl_alert_test.1140023341 Aug 11 06:16:32 PM PDT 24 Aug 11 06:16:35 PM PDT 24 2020827535 ps
T588 /workspace/coverage/default/35.sysrst_ctrl_smoke.439421138 Aug 11 06:16:09 PM PDT 24 Aug 11 06:16:16 PM PDT 24 2112073895 ps
T589 /workspace/coverage/default/28.sysrst_ctrl_alert_test.924930031 Aug 11 06:15:59 PM PDT 24 Aug 11 06:16:01 PM PDT 24 2040920927 ps
T590 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3981249942 Aug 11 06:14:52 PM PDT 24 Aug 11 06:14:55 PM PDT 24 4627867613 ps
T591 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.2506738906 Aug 11 06:14:56 PM PDT 24 Aug 11 06:15:00 PM PDT 24 2618601055 ps
T592 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.2635550588 Aug 11 06:15:09 PM PDT 24 Aug 11 06:15:11 PM PDT 24 2632205021 ps
T256 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.2641561985 Aug 11 06:16:42 PM PDT 24 Aug 11 06:17:41 PM PDT 24 75272321138 ps
T593 /workspace/coverage/default/24.sysrst_ctrl_stress_all.2364503617 Aug 11 06:15:46 PM PDT 24 Aug 11 06:15:52 PM PDT 24 15665044174 ps
T594 /workspace/coverage/default/29.sysrst_ctrl_smoke.1013573877 Aug 11 06:15:56 PM PDT 24 Aug 11 06:15:58 PM PDT 24 2137786518 ps
T595 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.2643338212 Aug 11 06:16:27 PM PDT 24 Aug 11 06:16:31 PM PDT 24 3512241607 ps
T596 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.575413184 Aug 11 06:16:34 PM PDT 24 Aug 11 06:16:39 PM PDT 24 3180306369 ps
T597 /workspace/coverage/default/37.sysrst_ctrl_alert_test.3952379957 Aug 11 06:16:20 PM PDT 24 Aug 11 06:16:23 PM PDT 24 2018394327 ps
T598 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.1307500660 Aug 11 06:15:49 PM PDT 24 Aug 11 06:15:53 PM PDT 24 2511377269 ps
T599 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.1874891338 Aug 11 06:16:02 PM PDT 24 Aug 11 06:16:04 PM PDT 24 2627874249 ps
T600 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.3156994186 Aug 11 06:15:26 PM PDT 24 Aug 11 06:15:29 PM PDT 24 2535220216 ps
T601 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.2173081494 Aug 11 06:15:09 PM PDT 24 Aug 11 06:15:16 PM PDT 24 2441509677 ps
T602 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.2662944046 Aug 11 06:15:05 PM PDT 24 Aug 11 06:15:08 PM PDT 24 3605846984 ps
T603 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.2762295224 Aug 11 06:14:57 PM PDT 24 Aug 11 06:15:42 PM PDT 24 76941252054 ps
T604 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.3260610331 Aug 11 06:15:44 PM PDT 24 Aug 11 06:15:51 PM PDT 24 2514422356 ps
T159 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.3915532765 Aug 11 06:16:23 PM PDT 24 Aug 11 06:16:28 PM PDT 24 4604271309 ps
T372 /workspace/coverage/default/5.sysrst_ctrl_stress_all.1607561651 Aug 11 06:15:00 PM PDT 24 Aug 11 06:15:30 PM PDT 24 128952855979 ps
T605 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.2417045043 Aug 11 06:16:33 PM PDT 24 Aug 11 06:16:38 PM PDT 24 3871973936 ps
T606 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.2106029841 Aug 11 06:15:03 PM PDT 24 Aug 11 06:15:05 PM PDT 24 2478277768 ps
T182 /workspace/coverage/default/27.sysrst_ctrl_stress_all.2047527789 Aug 11 06:15:53 PM PDT 24 Aug 11 06:16:01 PM PDT 24 12873518578 ps
T607 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.2517072489 Aug 11 06:15:16 PM PDT 24 Aug 11 06:15:19 PM PDT 24 2475258444 ps
T608 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.4239762931 Aug 11 06:14:52 PM PDT 24 Aug 11 06:17:49 PM PDT 24 65075532765 ps
T609 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.4267729193 Aug 11 06:15:14 PM PDT 24 Aug 11 06:15:23 PM PDT 24 3359714057 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%