Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.21 99.33 96.41 100.00 96.79 98.78 99.52 89.62


Total test records in report: 908
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T377 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.1293121727 Aug 11 06:16:56 PM PDT 24 Aug 11 06:24:02 PM PDT 24 177418931217 ps
T361 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.3048467429 Aug 11 06:16:49 PM PDT 24 Aug 11 06:18:19 PM PDT 24 69340672458 ps
T610 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.87855455 Aug 11 06:14:58 PM PDT 24 Aug 11 06:15:05 PM PDT 24 2466041214 ps
T150 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.4255098195 Aug 11 06:16:04 PM PDT 24 Aug 11 06:16:06 PM PDT 24 6042795997 ps
T611 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.4089192691 Aug 11 06:16:11 PM PDT 24 Aug 11 06:16:13 PM PDT 24 2630774206 ps
T612 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.3904474181 Aug 11 06:15:24 PM PDT 24 Aug 11 06:15:31 PM PDT 24 2464431689 ps
T228 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.2672197767 Aug 11 06:15:50 PM PDT 24 Aug 11 06:15:57 PM PDT 24 3099968719 ps
T613 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.3670956883 Aug 11 06:16:04 PM PDT 24 Aug 11 06:16:14 PM PDT 24 3499837491 ps
T614 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.2217095940 Aug 11 06:14:49 PM PDT 24 Aug 11 06:14:51 PM PDT 24 2484769544 ps
T615 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.529954158 Aug 11 06:16:02 PM PDT 24 Aug 11 06:16:09 PM PDT 24 2115565023 ps
T616 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.3398406229 Aug 11 06:16:15 PM PDT 24 Aug 11 06:20:35 PM PDT 24 277911663190 ps
T617 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.2196116556 Aug 11 06:17:01 PM PDT 24 Aug 11 06:17:15 PM PDT 24 26607265839 ps
T618 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1633829080 Aug 11 06:15:52 PM PDT 24 Aug 11 06:15:55 PM PDT 24 2213136168 ps
T619 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.1814679653 Aug 11 06:15:48 PM PDT 24 Aug 11 06:18:11 PM PDT 24 123755736271 ps
T620 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.4284186036 Aug 11 06:15:22 PM PDT 24 Aug 11 06:15:25 PM PDT 24 3633095590 ps
T621 /workspace/coverage/default/47.sysrst_ctrl_stress_all.2048162162 Aug 11 06:16:45 PM PDT 24 Aug 11 06:17:03 PM PDT 24 6617805097 ps
T622 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.670191866 Aug 11 06:15:02 PM PDT 24 Aug 11 06:15:09 PM PDT 24 2467590254 ps
T231 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.2355106327 Aug 11 06:15:47 PM PDT 24 Aug 11 06:15:51 PM PDT 24 2927661612 ps
T623 /workspace/coverage/default/44.sysrst_ctrl_pin_access_test.2865097261 Aug 11 06:16:33 PM PDT 24 Aug 11 06:16:39 PM PDT 24 2137072453 ps
T624 /workspace/coverage/default/47.sysrst_ctrl_smoke.4198671978 Aug 11 06:16:41 PM PDT 24 Aug 11 06:16:42 PM PDT 24 2209114897 ps
T625 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.1077574833 Aug 11 06:15:24 PM PDT 24 Aug 11 06:16:05 PM PDT 24 71463549408 ps
T626 /workspace/coverage/default/30.sysrst_ctrl_stress_all.3574746250 Aug 11 06:16:02 PM PDT 24 Aug 11 06:16:24 PM PDT 24 17188854123 ps
T382 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.525707657 Aug 11 06:16:09 PM PDT 24 Aug 11 06:16:57 PM PDT 24 976517544822 ps
T339 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.3753109471 Aug 11 06:15:41 PM PDT 24 Aug 11 06:18:35 PM PDT 24 73044673837 ps
T627 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.3610960253 Aug 11 06:15:39 PM PDT 24 Aug 11 06:15:46 PM PDT 24 4580501919 ps
T628 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.3976952571 Aug 11 06:15:41 PM PDT 24 Aug 11 06:15:47 PM PDT 24 2029561111 ps
T368 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.1797376619 Aug 11 06:16:53 PM PDT 24 Aug 11 06:20:03 PM PDT 24 74831073932 ps
T629 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.1298966899 Aug 11 06:16:28 PM PDT 24 Aug 11 06:17:31 PM PDT 24 26330200743 ps
T630 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.3439930737 Aug 11 06:15:41 PM PDT 24 Aug 11 06:15:43 PM PDT 24 2457644164 ps
T631 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.3453949097 Aug 11 06:15:45 PM PDT 24 Aug 11 06:15:53 PM PDT 24 2705160193 ps
T632 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.1238492409 Aug 11 06:15:35 PM PDT 24 Aug 11 06:15:42 PM PDT 24 2236930500 ps
T633 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.196315910 Aug 11 06:15:51 PM PDT 24 Aug 11 06:15:57 PM PDT 24 2049691699 ps
T337 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.1072175198 Aug 11 06:15:54 PM PDT 24 Aug 11 06:17:17 PM PDT 24 684603562974 ps
T634 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.4213162944 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:37 PM PDT 24 5424241581 ps
T635 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.2965154695 Aug 11 06:15:46 PM PDT 24 Aug 11 06:15:50 PM PDT 24 2479878568 ps
T636 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2013449526 Aug 11 06:14:57 PM PDT 24 Aug 11 06:15:01 PM PDT 24 2517494257 ps
T637 /workspace/coverage/default/34.sysrst_ctrl_stress_all.812862637 Aug 11 06:16:10 PM PDT 24 Aug 11 06:16:39 PM PDT 24 97883571557 ps
T638 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.2434112095 Aug 11 06:16:02 PM PDT 24 Aug 11 06:16:06 PM PDT 24 4316392378 ps
T639 /workspace/coverage/default/10.sysrst_ctrl_smoke.4030865760 Aug 11 06:15:06 PM PDT 24 Aug 11 06:15:12 PM PDT 24 2108342420 ps
T640 /workspace/coverage/default/40.sysrst_ctrl_alert_test.142781535 Aug 11 06:16:30 PM PDT 24 Aug 11 06:16:36 PM PDT 24 2011894384 ps
T641 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.2663174103 Aug 11 06:15:14 PM PDT 24 Aug 11 06:15:21 PM PDT 24 2175477265 ps
T214 /workspace/coverage/default/23.sysrst_ctrl_stress_all.840065562 Aug 11 06:15:41 PM PDT 24 Aug 11 06:15:49 PM PDT 24 11125361171 ps
T642 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.1731870984 Aug 11 06:16:41 PM PDT 24 Aug 11 06:16:50 PM PDT 24 3197700225 ps
T78 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.4279665316 Aug 11 06:15:19 PM PDT 24 Aug 11 06:16:53 PM PDT 24 81846954447 ps
T131 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.2751494819 Aug 11 06:14:46 PM PDT 24 Aug 11 06:16:43 PM PDT 24 46958921668 ps
T169 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.4258769 Aug 11 06:16:54 PM PDT 24 Aug 11 06:18:48 PM PDT 24 42748187482 ps
T80 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.4239134256 Aug 11 06:15:01 PM PDT 24 Aug 11 06:18:56 PM PDT 24 91276131733 ps
T170 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.530422397 Aug 11 06:15:02 PM PDT 24 Aug 11 06:15:08 PM PDT 24 2671702365 ps
T171 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.4241996090 Aug 11 06:15:15 PM PDT 24 Aug 11 06:15:20 PM PDT 24 2520188802 ps
T172 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.2378135562 Aug 11 06:16:54 PM PDT 24 Aug 11 06:17:18 PM PDT 24 62576170327 ps
T173 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.152121460 Aug 11 06:16:05 PM PDT 24 Aug 11 06:16:07 PM PDT 24 2106006079 ps
T174 /workspace/coverage/default/19.sysrst_ctrl_stress_all.3670272229 Aug 11 06:15:41 PM PDT 24 Aug 11 06:16:10 PM PDT 24 11274864672 ps
T175 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.1067152193 Aug 11 06:15:21 PM PDT 24 Aug 11 06:15:26 PM PDT 24 3679318513 ps
T203 /workspace/coverage/default/49.sysrst_ctrl_alert_test.3614048111 Aug 11 06:16:49 PM PDT 24 Aug 11 06:16:51 PM PDT 24 2053670348 ps
T204 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.2785044262 Aug 11 06:15:52 PM PDT 24 Aug 11 06:15:55 PM PDT 24 3311484219 ps
T205 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.1371527139 Aug 11 06:16:04 PM PDT 24 Aug 11 06:16:14 PM PDT 24 3781905176 ps
T206 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.1625385012 Aug 11 06:15:08 PM PDT 24 Aug 11 06:15:54 PM PDT 24 86667168005 ps
T334 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.3270092156 Aug 11 06:16:09 PM PDT 24 Aug 11 06:16:42 PM PDT 24 177318004270 ps
T643 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.4127909341 Aug 11 06:15:38 PM PDT 24 Aug 11 06:15:41 PM PDT 24 3642880462 ps
T644 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.903271023 Aug 11 06:16:37 PM PDT 24 Aug 11 06:16:45 PM PDT 24 2609675696 ps
T645 /workspace/coverage/default/24.sysrst_ctrl_alert_test.2966605096 Aug 11 06:15:45 PM PDT 24 Aug 11 06:15:51 PM PDT 24 2010326473 ps
T151 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3690375621 Aug 11 06:15:09 PM PDT 24 Aug 11 06:15:30 PM PDT 24 52518558510 ps
T646 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.3716910332 Aug 11 06:16:16 PM PDT 24 Aug 11 06:16:19 PM PDT 24 5797392394 ps
T647 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.4114305912 Aug 11 06:15:28 PM PDT 24 Aug 11 06:15:33 PM PDT 24 2455402759 ps
T648 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.3056332223 Aug 11 06:16:47 PM PDT 24 Aug 11 06:16:49 PM PDT 24 8379105017 ps
T649 /workspace/coverage/default/15.sysrst_ctrl_alert_test.364475921 Aug 11 06:15:17 PM PDT 24 Aug 11 06:15:20 PM PDT 24 2017352871 ps
T650 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.1524102374 Aug 11 06:15:30 PM PDT 24 Aug 11 06:15:32 PM PDT 24 2100161820 ps
T651 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.1436711003 Aug 11 06:16:04 PM PDT 24 Aug 11 06:16:06 PM PDT 24 9658082912 ps
T652 /workspace/coverage/default/35.sysrst_ctrl_stress_all.2270987136 Aug 11 06:16:16 PM PDT 24 Aug 11 06:16:19 PM PDT 24 8127775600 ps
T653 /workspace/coverage/default/42.sysrst_ctrl_stress_all.642693581 Aug 11 06:16:35 PM PDT 24 Aug 11 06:16:52 PM PDT 24 7338218868 ps
T654 /workspace/coverage/default/40.sysrst_ctrl_ec_pwr_on_rst.2240376166 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:36 PM PDT 24 2729325433 ps
T655 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.214887529 Aug 11 06:14:47 PM PDT 24 Aug 11 06:14:49 PM PDT 24 2334597733 ps
T132 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.1574979756 Aug 11 06:15:41 PM PDT 24 Aug 11 06:15:43 PM PDT 24 2595037050 ps
T656 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.1939455517 Aug 11 06:15:40 PM PDT 24 Aug 11 06:15:48 PM PDT 24 2459876185 ps
T657 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.2553308854 Aug 11 06:14:44 PM PDT 24 Aug 11 06:14:46 PM PDT 24 7955396978 ps
T658 /workspace/coverage/default/24.sysrst_ctrl_smoke.3240739880 Aug 11 06:15:38 PM PDT 24 Aug 11 06:15:40 PM PDT 24 2130698333 ps
T659 /workspace/coverage/default/36.sysrst_ctrl_alert_test.3934907091 Aug 11 06:16:15 PM PDT 24 Aug 11 06:16:17 PM PDT 24 2036692440 ps
T660 /workspace/coverage/default/45.sysrst_ctrl_alert_test.3210190612 Aug 11 06:16:38 PM PDT 24 Aug 11 06:16:43 PM PDT 24 2010446724 ps
T661 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.649961855 Aug 11 06:16:43 PM PDT 24 Aug 11 06:16:47 PM PDT 24 2513863752 ps
T281 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.650094650 Aug 11 06:14:56 PM PDT 24 Aug 11 06:16:48 PM PDT 24 42010837713 ps
T662 /workspace/coverage/default/16.sysrst_ctrl_alert_test.3828333962 Aug 11 06:15:29 PM PDT 24 Aug 11 06:15:33 PM PDT 24 2016078949 ps
T663 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.2383989437 Aug 11 06:16:50 PM PDT 24 Aug 11 06:16:54 PM PDT 24 2164127926 ps
T664 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.2443234337 Aug 11 06:16:09 PM PDT 24 Aug 11 06:18:07 PM PDT 24 44329902529 ps
T665 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.4207477800 Aug 11 06:15:11 PM PDT 24 Aug 11 06:15:13 PM PDT 24 5039528255 ps
T666 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.1578262735 Aug 11 06:16:48 PM PDT 24 Aug 11 06:16:54 PM PDT 24 2223053341 ps
T667 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.2018418652 Aug 11 06:15:40 PM PDT 24 Aug 11 06:54:21 PM PDT 24 947162782572 ps
T668 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.657109982 Aug 11 06:15:58 PM PDT 24 Aug 11 06:16:00 PM PDT 24 2625709552 ps
T669 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1243836234 Aug 11 06:14:49 PM PDT 24 Aug 11 06:15:04 PM PDT 24 24592688354 ps
T670 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.3904633135 Aug 11 06:15:42 PM PDT 24 Aug 11 06:18:31 PM PDT 24 156168447040 ps
T305 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.189724115 Aug 11 06:14:55 PM PDT 24 Aug 11 06:18:22 PM PDT 24 732856275961 ps
T671 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2334744170 Aug 11 06:15:52 PM PDT 24 Aug 11 06:15:55 PM PDT 24 2641289412 ps
T672 /workspace/coverage/default/36.sysrst_ctrl_smoke.2265724953 Aug 11 06:16:16 PM PDT 24 Aug 11 06:16:18 PM PDT 24 2141444875 ps
T673 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.265611808 Aug 11 06:16:54 PM PDT 24 Aug 11 06:17:10 PM PDT 24 23610814396 ps
T674 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.2955670031 Aug 11 06:16:37 PM PDT 24 Aug 11 06:17:25 PM PDT 24 78715749313 ps
T675 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.4002423933 Aug 11 06:16:39 PM PDT 24 Aug 11 06:16:44 PM PDT 24 2257511439 ps
T676 /workspace/coverage/default/7.sysrst_ctrl_alert_test.2562378888 Aug 11 06:15:03 PM PDT 24 Aug 11 06:15:09 PM PDT 24 2017752039 ps
T677 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.248688975 Aug 11 06:15:49 PM PDT 24 Aug 11 06:15:53 PM PDT 24 2515664992 ps
T215 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.1357843940 Aug 11 06:15:13 PM PDT 24 Aug 11 06:15:15 PM PDT 24 5244397113 ps
T366 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.816550181 Aug 11 06:16:54 PM PDT 24 Aug 11 06:20:14 PM PDT 24 75948536541 ps
T678 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.1538503811 Aug 11 06:16:19 PM PDT 24 Aug 11 06:16:26 PM PDT 24 2511275319 ps
T679 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.2135850663 Aug 11 06:16:28 PM PDT 24 Aug 11 06:18:30 PM PDT 24 194391872273 ps
T680 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.2545182487 Aug 11 06:16:34 PM PDT 24 Aug 11 06:16:41 PM PDT 24 2509727564 ps
T681 /workspace/coverage/default/22.sysrst_ctrl_alert_test.3169705572 Aug 11 06:15:42 PM PDT 24 Aug 11 06:15:45 PM PDT 24 2016213083 ps
T682 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.2877439842 Aug 11 06:15:08 PM PDT 24 Aug 11 06:15:10 PM PDT 24 2246456304 ps
T683 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.3399397501 Aug 11 06:14:45 PM PDT 24 Aug 11 06:14:49 PM PDT 24 2485407887 ps
T684 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.1444598518 Aug 11 06:15:11 PM PDT 24 Aug 11 06:15:19 PM PDT 24 3015626406 ps
T685 /workspace/coverage/default/30.sysrst_ctrl_smoke.377458594 Aug 11 06:15:58 PM PDT 24 Aug 11 06:16:00 PM PDT 24 2137724228 ps
T686 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.583972684 Aug 11 06:15:19 PM PDT 24 Aug 11 06:16:23 PM PDT 24 95891229442 ps
T687 /workspace/coverage/default/46.sysrst_ctrl_smoke.2130199130 Aug 11 06:16:40 PM PDT 24 Aug 11 06:16:44 PM PDT 24 2115499874 ps
T688 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.3900592412 Aug 11 06:16:21 PM PDT 24 Aug 11 06:16:24 PM PDT 24 3095140184 ps
T689 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.2035040213 Aug 11 06:16:53 PM PDT 24 Aug 11 06:18:00 PM PDT 24 104781907925 ps
T690 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.3945474439 Aug 11 06:15:22 PM PDT 24 Aug 11 06:15:42 PM PDT 24 30601976586 ps
T691 /workspace/coverage/default/17.sysrst_ctrl_smoke.3226968453 Aug 11 06:15:23 PM PDT 24 Aug 11 06:15:28 PM PDT 24 2110417923 ps
T692 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.755000120 Aug 11 06:15:41 PM PDT 24 Aug 11 06:15:43 PM PDT 24 3080753713 ps
T693 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.2647341184 Aug 11 06:16:17 PM PDT 24 Aug 11 06:16:25 PM PDT 24 2808501903 ps
T694 /workspace/coverage/default/13.sysrst_ctrl_smoke.3986356495 Aug 11 06:15:14 PM PDT 24 Aug 11 06:15:16 PM PDT 24 2152846995 ps
T282 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.4025138872 Aug 11 06:14:42 PM PDT 24 Aug 11 06:14:53 PM PDT 24 43371437513 ps
T695 /workspace/coverage/default/0.sysrst_ctrl_stress_all.2792066653 Aug 11 06:14:40 PM PDT 24 Aug 11 06:17:33 PM PDT 24 268437950895 ps
T696 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.2983381372 Aug 11 06:15:13 PM PDT 24 Aug 11 06:17:09 PM PDT 24 90725653626 ps
T133 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.173671594 Aug 11 06:16:39 PM PDT 24 Aug 11 06:16:43 PM PDT 24 5042633572 ps
T697 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3589554275 Aug 11 06:16:42 PM PDT 24 Aug 11 06:16:49 PM PDT 24 3038681304 ps
T698 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.2634134603 Aug 11 06:15:12 PM PDT 24 Aug 11 06:15:16 PM PDT 24 2614943652 ps
T699 /workspace/coverage/default/45.sysrst_ctrl_smoke.1171809402 Aug 11 06:16:36 PM PDT 24 Aug 11 06:16:42 PM PDT 24 2113588066 ps
T230 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.1433672135 Aug 11 06:16:16 PM PDT 24 Aug 11 06:18:52 PM PDT 24 274252015166 ps
T700 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.738720243 Aug 11 06:16:16 PM PDT 24 Aug 11 06:16:28 PM PDT 24 4477645421 ps
T701 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.4159872391 Aug 11 06:16:28 PM PDT 24 Aug 11 06:16:33 PM PDT 24 3361109534 ps
T258 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.4062216920 Aug 11 06:17:00 PM PDT 24 Aug 11 06:17:51 PM PDT 24 37812495595 ps
T702 /workspace/coverage/default/41.sysrst_ctrl_smoke.3649484543 Aug 11 06:16:25 PM PDT 24 Aug 11 06:16:27 PM PDT 24 2124172889 ps
T703 /workspace/coverage/default/7.sysrst_ctrl_smoke.1529825141 Aug 11 06:15:03 PM PDT 24 Aug 11 06:15:05 PM PDT 24 2125131856 ps
T704 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.151854018 Aug 11 06:15:37 PM PDT 24 Aug 11 06:15:41 PM PDT 24 3960701641 ps
T705 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.712844323 Aug 11 06:15:53 PM PDT 24 Aug 11 06:16:04 PM PDT 24 3848019369 ps
T141 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.2768164516 Aug 11 06:15:20 PM PDT 24 Aug 11 06:17:07 PM PDT 24 83857292037 ps
T706 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.3089353595 Aug 11 06:16:35 PM PDT 24 Aug 11 06:16:38 PM PDT 24 2475089226 ps
T707 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.2477518184 Aug 11 06:14:57 PM PDT 24 Aug 11 06:15:00 PM PDT 24 3772383195 ps
T708 /workspace/coverage/default/32.sysrst_ctrl_alert_test.2501125169 Aug 11 06:16:09 PM PDT 24 Aug 11 06:16:11 PM PDT 24 2033627345 ps
T709 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.2311273562 Aug 11 06:16:18 PM PDT 24 Aug 11 06:16:28 PM PDT 24 3266402747 ps
T710 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.3694077636 Aug 11 06:15:13 PM PDT 24 Aug 11 06:15:19 PM PDT 24 2173729778 ps
T711 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2118740115 Aug 11 06:16:35 PM PDT 24 Aug 11 06:17:51 PM PDT 24 203377727848 ps
T712 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.1452555149 Aug 11 06:14:54 PM PDT 24 Aug 11 06:15:00 PM PDT 24 2164639005 ps
T713 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.1148208749 Aug 11 06:15:32 PM PDT 24 Aug 11 06:15:40 PM PDT 24 2513826531 ps
T714 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.4172355039 Aug 11 06:15:51 PM PDT 24 Aug 11 06:15:53 PM PDT 24 10920566033 ps
T715 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2454108982 Aug 11 06:15:42 PM PDT 24 Aug 11 06:15:44 PM PDT 24 2539069699 ps
T716 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.2943677565 Aug 11 06:16:27 PM PDT 24 Aug 11 06:16:31 PM PDT 24 2265457499 ps
T717 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.3044240297 Aug 11 06:16:40 PM PDT 24 Aug 11 06:17:37 PM PDT 24 89598079509 ps
T718 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.2323277711 Aug 11 06:16:54 PM PDT 24 Aug 11 06:17:14 PM PDT 24 26601950012 ps
T719 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.1174728406 Aug 11 06:15:44 PM PDT 24 Aug 11 06:15:52 PM PDT 24 2509109095 ps
T720 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.3801531831 Aug 11 06:15:47 PM PDT 24 Aug 11 06:15:58 PM PDT 24 3886404545 ps
T721 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.2427582763 Aug 11 06:16:19 PM PDT 24 Aug 11 06:21:43 PM PDT 24 122975205160 ps
T722 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.3231334762 Aug 11 06:16:05 PM PDT 24 Aug 11 06:18:03 PM PDT 24 85286555203 ps
T723 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.472716183 Aug 11 06:15:53 PM PDT 24 Aug 11 06:15:55 PM PDT 24 2509315401 ps
T724 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.3119381879 Aug 11 06:15:47 PM PDT 24 Aug 11 06:15:52 PM PDT 24 27487798560 ps
T725 /workspace/coverage/default/2.sysrst_ctrl_alert_test.800597971 Aug 11 06:14:56 PM PDT 24 Aug 11 06:14:58 PM PDT 24 2029740036 ps
T726 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.3570564146 Aug 11 06:16:49 PM PDT 24 Aug 11 06:17:52 PM PDT 24 28846921826 ps
T727 /workspace/coverage/default/1.sysrst_ctrl_alert_test.2945256243 Aug 11 06:14:54 PM PDT 24 Aug 11 06:15:00 PM PDT 24 2012467826 ps
T728 /workspace/coverage/default/18.sysrst_ctrl_alert_test.1490763146 Aug 11 06:15:26 PM PDT 24 Aug 11 06:15:32 PM PDT 24 2009922696 ps
T729 /workspace/coverage/default/43.sysrst_ctrl_smoke.3460381945 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:35 PM PDT 24 2111786882 ps
T730 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.3182605207 Aug 11 06:15:18 PM PDT 24 Aug 11 06:15:25 PM PDT 24 2510658250 ps
T731 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.2207853245 Aug 11 06:16:06 PM PDT 24 Aug 11 06:16:14 PM PDT 24 5659792041 ps
T732 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.2557203541 Aug 11 06:16:50 PM PDT 24 Aug 11 06:19:46 PM PDT 24 74000709481 ps
T733 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.2845766581 Aug 11 06:16:02 PM PDT 24 Aug 11 06:16:04 PM PDT 24 2626129173 ps
T734 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.3057665362 Aug 11 06:16:14 PM PDT 24 Aug 11 06:16:17 PM PDT 24 3222996905 ps
T735 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.748277526 Aug 11 06:14:56 PM PDT 24 Aug 11 06:14:59 PM PDT 24 2512494153 ps
T736 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.9957051 Aug 11 06:15:18 PM PDT 24 Aug 11 06:15:25 PM PDT 24 2611986504 ps
T341 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.1599503534 Aug 11 06:16:59 PM PDT 24 Aug 11 06:17:16 PM PDT 24 63895828189 ps
T737 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.818213234 Aug 11 06:15:53 PM PDT 24 Aug 11 06:16:02 PM PDT 24 3381487830 ps
T738 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.1221332077 Aug 11 06:16:26 PM PDT 24 Aug 11 06:17:10 PM PDT 24 70486249281 ps
T739 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.1355642739 Aug 11 06:16:28 PM PDT 24 Aug 11 06:16:30 PM PDT 24 2221830460 ps
T740 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.722343034 Aug 11 06:16:29 PM PDT 24 Aug 11 06:16:33 PM PDT 24 2449036855 ps
T741 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.203841672 Aug 11 06:15:22 PM PDT 24 Aug 11 06:15:25 PM PDT 24 3630331828 ps
T742 /workspace/coverage/default/38.sysrst_ctrl_smoke.1300359112 Aug 11 06:16:22 PM PDT 24 Aug 11 06:16:25 PM PDT 24 2116571640 ps
T743 /workspace/coverage/default/20.sysrst_ctrl_smoke.3461616347 Aug 11 06:15:33 PM PDT 24 Aug 11 06:15:35 PM PDT 24 2129189808 ps
T744 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.930091742 Aug 11 06:15:23 PM PDT 24 Aug 11 06:15:29 PM PDT 24 2759971735 ps
T745 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.3853460242 Aug 11 06:16:45 PM PDT 24 Aug 11 06:18:11 PM PDT 24 63928593099 ps
T746 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.365404040 Aug 11 06:15:01 PM PDT 24 Aug 11 06:15:09 PM PDT 24 2509458642 ps
T374 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.1560484970 Aug 11 06:14:58 PM PDT 24 Aug 11 06:16:05 PM PDT 24 102244440293 ps
T747 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.3973591229 Aug 11 06:16:51 PM PDT 24 Aug 11 06:16:53 PM PDT 24 2531887618 ps
T375 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.3514318664 Aug 11 06:15:10 PM PDT 24 Aug 11 06:17:49 PM PDT 24 128560164631 ps
T335 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.4113364024 Aug 11 06:16:04 PM PDT 24 Aug 11 06:21:24 PM PDT 24 125993575789 ps
T748 /workspace/coverage/default/21.sysrst_ctrl_smoke.3077052882 Aug 11 06:15:42 PM PDT 24 Aug 11 06:15:47 PM PDT 24 2114185244 ps
T749 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.1948986582 Aug 11 06:15:11 PM PDT 24 Aug 11 06:15:18 PM PDT 24 2453144137 ps
T750 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.2562904682 Aug 11 06:14:55 PM PDT 24 Aug 11 06:14:58 PM PDT 24 4815287557 ps
T751 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.3415667943 Aug 11 06:15:06 PM PDT 24 Aug 11 06:15:16 PM PDT 24 3653575535 ps
T102 /workspace/coverage/default/6.sysrst_ctrl_stress_all.2457393871 Aug 11 06:15:09 PM PDT 24 Aug 11 06:15:52 PM PDT 24 72606739798 ps
T109 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.1106711876 Aug 11 06:17:00 PM PDT 24 Aug 11 06:19:12 PM PDT 24 56677092977 ps
T110 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3838970103 Aug 11 06:15:16 PM PDT 24 Aug 11 06:15:23 PM PDT 24 2614930304 ps
T111 /workspace/coverage/default/31.sysrst_ctrl_smoke.1099944751 Aug 11 06:16:04 PM PDT 24 Aug 11 06:16:06 PM PDT 24 2126707432 ps
T112 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.4074700198 Aug 11 06:15:00 PM PDT 24 Aug 11 06:15:03 PM PDT 24 3745598602 ps
T113 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.2761287290 Aug 11 06:16:04 PM PDT 24 Aug 11 06:16:08 PM PDT 24 5339206080 ps
T114 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.1360141153 Aug 11 06:16:35 PM PDT 24 Aug 11 06:20:03 PM PDT 24 80705571563 ps
T115 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.3070797584 Aug 11 06:14:48 PM PDT 24 Aug 11 06:14:50 PM PDT 24 2214838117 ps
T116 /workspace/coverage/default/2.sysrst_ctrl_stress_all.583009548 Aug 11 06:14:55 PM PDT 24 Aug 11 06:15:02 PM PDT 24 11434466716 ps
T117 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.1013411086 Aug 11 06:15:01 PM PDT 24 Aug 11 06:24:28 PM PDT 24 233193978313 ps
T752 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.2037084284 Aug 11 06:15:34 PM PDT 24 Aug 11 06:15:37 PM PDT 24 3259380839 ps
T753 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.3305684594 Aug 11 06:16:34 PM PDT 24 Aug 11 06:16:36 PM PDT 24 2626522926 ps
T754 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.1090268419 Aug 11 06:14:48 PM PDT 24 Aug 11 06:14:52 PM PDT 24 2619924740 ps
T755 /workspace/coverage/default/29.sysrst_ctrl_stress_all.2222175578 Aug 11 06:15:56 PM PDT 24 Aug 11 06:17:43 PM PDT 24 87265067031 ps
T756 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.6843162 Aug 11 06:16:28 PM PDT 24 Aug 11 06:16:32 PM PDT 24 2611544445 ps
T757 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.884016540 Aug 11 06:15:16 PM PDT 24 Aug 11 06:15:23 PM PDT 24 2471891861 ps
T103 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.560368655 Aug 11 06:16:05 PM PDT 24 Aug 11 06:23:48 PM PDT 24 3699802622575 ps
T758 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.1518599791 Aug 11 06:15:32 PM PDT 24 Aug 11 06:15:39 PM PDT 24 2465572981 ps
T759 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.3453318273 Aug 11 06:16:36 PM PDT 24 Aug 11 06:16:38 PM PDT 24 2727791753 ps
T760 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.3066279584 Aug 11 06:16:08 PM PDT 24 Aug 11 06:16:16 PM PDT 24 3230494536 ps
T761 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.214824863 Aug 11 06:16:06 PM PDT 24 Aug 11 06:16:16 PM PDT 24 3499747382 ps
T762 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.170176951 Aug 11 06:15:45 PM PDT 24 Aug 11 06:16:06 PM PDT 24 70061793972 ps
T763 /workspace/coverage/default/39.sysrst_ctrl_alert_test.1625906173 Aug 11 06:16:28 PM PDT 24 Aug 11 06:16:31 PM PDT 24 2023781357 ps
T764 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.3955812351 Aug 11 06:15:08 PM PDT 24 Aug 11 06:15:10 PM PDT 24 8889574582 ps
T306 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.3050275170 Aug 11 06:16:05 PM PDT 24 Aug 11 06:18:09 PM PDT 24 1241637743626 ps
T765 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.591474617 Aug 11 06:16:35 PM PDT 24 Aug 11 06:16:37 PM PDT 24 2161011976 ps
T226 /workspace/coverage/default/9.sysrst_ctrl_stress_all.3721013329 Aug 11 06:15:18 PM PDT 24 Aug 11 06:15:28 PM PDT 24 12827064970 ps
T766 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.927596698 Aug 11 06:15:55 PM PDT 24 Aug 11 06:15:58 PM PDT 24 3650798837 ps
T767 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.3238932044 Aug 11 06:15:01 PM PDT 24 Aug 11 06:15:09 PM PDT 24 2609704996 ps
T152 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.837490164 Aug 11 06:15:29 PM PDT 24 Aug 11 06:15:37 PM PDT 24 3028050530 ps
T768 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.2992286955 Aug 11 06:14:56 PM PDT 24 Aug 11 06:15:00 PM PDT 24 2621260758 ps
T769 /workspace/coverage/default/39.sysrst_ctrl_smoke.485551061 Aug 11 06:16:17 PM PDT 24 Aug 11 06:16:19 PM PDT 24 2133623407 ps
T770 /workspace/coverage/default/13.sysrst_ctrl_stress_all.1344632095 Aug 11 06:15:18 PM PDT 24 Aug 11 06:15:24 PM PDT 24 6517093371 ps
T771 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.1215628408 Aug 11 06:15:03 PM PDT 24 Aug 11 06:18:12 PM PDT 24 78254223315 ps
T772 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.1865748016 Aug 11 06:14:58 PM PDT 24 Aug 11 06:14:59 PM PDT 24 182293090046 ps
T301 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.577505764 Aug 11 06:16:11 PM PDT 24 Aug 11 06:20:28 PM PDT 24 97440249367 ps
T773 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.1570613583 Aug 11 06:15:59 PM PDT 24 Aug 11 06:16:07 PM PDT 24 2455352796 ps
T774 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.1277860971 Aug 11 06:16:19 PM PDT 24 Aug 11 06:16:25 PM PDT 24 2725087645 ps
T365 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.2450090575 Aug 11 06:17:01 PM PDT 24 Aug 11 06:22:06 PM PDT 24 117817586062 ps
T775 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.4033588491 Aug 11 06:16:16 PM PDT 24 Aug 11 06:16:18 PM PDT 24 5597489962 ps
T776 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.773709160 Aug 11 06:15:39 PM PDT 24 Aug 11 06:15:41 PM PDT 24 2637591034 ps
T777 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.894077450 Aug 11 06:15:10 PM PDT 24 Aug 11 06:15:13 PM PDT 24 3513485383 ps
T778 /workspace/coverage/default/22.sysrst_ctrl_smoke.4208953468 Aug 11 06:15:42 PM PDT 24 Aug 11 06:15:48 PM PDT 24 2110734957 ps
T779 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.3981690941 Aug 11 06:15:07 PM PDT 24 Aug 11 06:15:10 PM PDT 24 2532951504 ps
T134 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.817741921 Aug 11 06:15:47 PM PDT 24 Aug 11 06:15:55 PM PDT 24 6729289460 ps
T356 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.2642277498 Aug 11 06:15:02 PM PDT 24 Aug 11 06:16:56 PM PDT 24 88112621100 ps
T780 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.2274643550 Aug 11 06:16:18 PM PDT 24 Aug 11 06:16:22 PM PDT 24 2462897361 ps
T302 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.3809447408 Aug 11 06:16:36 PM PDT 24 Aug 11 06:17:45 PM PDT 24 56973168643 ps
T384 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.1863411300 Aug 11 06:15:58 PM PDT 24 Aug 11 06:17:41 PM PDT 24 52596292096 ps
T781 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.3012548052 Aug 11 06:15:53 PM PDT 24 Aug 11 06:15:55 PM PDT 24 2530427000 ps
T257 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.4187935356 Aug 11 06:15:19 PM PDT 24 Aug 11 06:18:20 PM PDT 24 194089052703 ps
T782 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2054509670 Aug 11 06:15:24 PM PDT 24 Aug 11 06:15:26 PM PDT 24 2110741660 ps
T783 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.1301450581 Aug 11 06:15:39 PM PDT 24 Aug 11 06:15:42 PM PDT 24 2468396318 ps
T193 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.1459168379 Aug 11 06:15:40 PM PDT 24 Aug 11 06:15:53 PM PDT 24 4825985472 ps
T784 /workspace/coverage/default/40.sysrst_ctrl_smoke.1705798069 Aug 11 06:16:30 PM PDT 24 Aug 11 06:16:33 PM PDT 24 2120611237 ps
T785 /workspace/coverage/default/33.sysrst_ctrl_smoke.284627787 Aug 11 06:16:06 PM PDT 24 Aug 11 06:16:12 PM PDT 24 2109893134 ps
T786 /workspace/coverage/default/33.sysrst_ctrl_alert_test.1060765854 Aug 11 06:16:13 PM PDT 24 Aug 11 06:16:18 PM PDT 24 2012449272 ps
T787 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.635633483 Aug 11 06:16:47 PM PDT 24 Aug 11 06:16:54 PM PDT 24 2610017351 ps
T788 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.3366542893 Aug 11 06:15:49 PM PDT 24 Aug 11 06:15:53 PM PDT 24 3166865570 ps
T789 /workspace/coverage/default/46.sysrst_ctrl_alert_test.2207424548 Aug 11 06:16:41 PM PDT 24 Aug 11 06:16:43 PM PDT 24 2035504253 ps
T252 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.562427274 Aug 11 06:15:17 PM PDT 24 Aug 11 06:15:34 PM PDT 24 119372214689 ps
T790 /workspace/coverage/cover_reg_top/18.sysrst_ctrl_intr_test.2554399678 Aug 11 06:11:40 PM PDT 24 Aug 11 06:11:46 PM PDT 24 2009322685 ps
T791 /workspace/coverage/cover_reg_top/4.sysrst_ctrl_intr_test.1635143251 Aug 11 06:11:06 PM PDT 24 Aug 11 06:11:09 PM PDT 24 2023560875 ps
T792 /workspace/coverage/cover_reg_top/41.sysrst_ctrl_intr_test.1227786350 Aug 11 06:11:42 PM PDT 24 Aug 11 06:11:44 PM PDT 24 2096372671 ps
T793 /workspace/coverage/cover_reg_top/13.sysrst_ctrl_intr_test.1141723991 Aug 11 06:11:50 PM PDT 24 Aug 11 06:11:52 PM PDT 24 2044058960 ps
T31 /workspace/coverage/cover_reg_top/3.sysrst_ctrl_csr_mem_rw_with_rand_reset.3941591511 Aug 11 06:11:12 PM PDT 24 Aug 11 06:11:15 PM PDT 24 2195409230 ps
T23 /workspace/coverage/cover_reg_top/17.sysrst_ctrl_same_csr_outstanding.3420291337 Aug 11 06:11:42 PM PDT 24 Aug 11 06:11:46 PM PDT 24 4537219527 ps
T794 /workspace/coverage/cover_reg_top/3.sysrst_ctrl_intr_test.1447052043 Aug 11 06:11:06 PM PDT 24 Aug 11 06:11:11 PM PDT 24 2014764742 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%