Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.78 99.35 96.73 100.00 96.79 98.82 99.52 86.28


Total test records in report: 918
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T617 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.2817352605 Aug 15 05:22:35 PM PDT 24 Aug 15 05:22:38 PM PDT 24 3365948765 ps
T618 /workspace/coverage/default/40.sysrst_ctrl_smoke.2312042185 Aug 15 05:23:25 PM PDT 24 Aug 15 05:23:28 PM PDT 24 2119985679 ps
T304 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.505980100 Aug 15 05:23:16 PM PDT 24 Aug 15 05:23:27 PM PDT 24 16908081432 ps
T619 /workspace/coverage/default/21.sysrst_ctrl_alert_test.677417197 Aug 15 05:22:51 PM PDT 24 Aug 15 05:22:57 PM PDT 24 2014924135 ps
T620 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1736328692 Aug 15 05:22:02 PM PDT 24 Aug 15 05:22:08 PM PDT 24 2339214165 ps
T621 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.514639900 Aug 15 05:22:44 PM PDT 24 Aug 15 05:22:50 PM PDT 24 3958697031 ps
T622 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.992832290 Aug 15 05:22:08 PM PDT 24 Aug 15 05:22:13 PM PDT 24 3631823919 ps
T623 /workspace/coverage/default/1.sysrst_ctrl_smoke.784202506 Aug 15 05:22:01 PM PDT 24 Aug 15 05:22:06 PM PDT 24 2108092398 ps
T315 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.3144786298 Aug 15 05:21:54 PM PDT 24 Aug 15 05:23:44 PM PDT 24 42010312128 ps
T624 /workspace/coverage/default/11.sysrst_ctrl_stress_all.371652700 Aug 15 05:22:31 PM PDT 24 Aug 15 05:22:41 PM PDT 24 12312389888 ps
T625 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.3034230059 Aug 15 05:22:58 PM PDT 24 Aug 15 05:23:04 PM PDT 24 3942105033 ps
T626 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.432659328 Aug 15 05:22:04 PM PDT 24 Aug 15 05:22:12 PM PDT 24 2512028498 ps
T290 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.1030267597 Aug 15 05:23:25 PM PDT 24 Aug 15 05:28:07 PM PDT 24 115489014312 ps
T627 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.2580857720 Aug 15 05:22:30 PM PDT 24 Aug 15 05:22:31 PM PDT 24 2581455911 ps
T389 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.750034031 Aug 15 05:23:53 PM PDT 24 Aug 15 05:28:45 PM PDT 24 113232837962 ps
T628 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.3064517581 Aug 15 05:23:00 PM PDT 24 Aug 15 05:23:07 PM PDT 24 2512692798 ps
T278 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.2656830316 Aug 15 05:22:48 PM PDT 24 Aug 15 05:23:14 PM PDT 24 36545177219 ps
T291 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.197291410 Aug 15 05:21:55 PM PDT 24 Aug 15 05:24:50 PM PDT 24 132901620931 ps
T106 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.2334851339 Aug 15 05:23:54 PM PDT 24 Aug 15 05:24:19 PM PDT 24 33783105186 ps
T110 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.1585918270 Aug 15 05:23:54 PM PDT 24 Aug 15 05:25:33 PM PDT 24 153146937369 ps
T629 /workspace/coverage/default/42.sysrst_ctrl_smoke.1304205535 Aug 15 05:23:26 PM PDT 24 Aug 15 05:23:27 PM PDT 24 2167239607 ps
T630 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.3130215018 Aug 15 05:23:16 PM PDT 24 Aug 15 05:23:19 PM PDT 24 2087089490 ps
T631 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.2489498230 Aug 15 05:23:37 PM PDT 24 Aug 15 05:23:40 PM PDT 24 3265140870 ps
T393 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.1357752038 Aug 15 05:22:31 PM PDT 24 Aug 15 05:24:51 PM PDT 24 106166627262 ps
T133 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.3488047810 Aug 15 05:22:46 PM PDT 24 Aug 15 05:22:56 PM PDT 24 3583003283 ps
T135 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.763404026 Aug 15 05:23:38 PM PDT 24 Aug 15 05:23:46 PM PDT 24 6563049952 ps
T136 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.1110249643 Aug 15 05:23:12 PM PDT 24 Aug 15 05:23:20 PM PDT 24 4999901390 ps
T137 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.1012792415 Aug 15 05:23:03 PM PDT 24 Aug 15 05:23:07 PM PDT 24 2620281459 ps
T138 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.1131863046 Aug 15 05:23:52 PM PDT 24 Aug 15 05:23:59 PM PDT 24 2511105622 ps
T139 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.700264157 Aug 15 05:23:51 PM PDT 24 Aug 15 05:24:33 PM PDT 24 73822416016 ps
T140 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.4126023131 Aug 15 05:22:59 PM PDT 24 Aug 15 05:23:07 PM PDT 24 2460813497 ps
T141 /workspace/coverage/default/8.sysrst_ctrl_alert_test.3248212943 Aug 15 05:22:17 PM PDT 24 Aug 15 05:22:22 PM PDT 24 2009439061 ps
T142 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.3306121810 Aug 15 05:23:05 PM PDT 24 Aug 15 05:23:11 PM PDT 24 2475511485 ps
T143 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.239872304 Aug 15 05:23:16 PM PDT 24 Aug 15 05:23:26 PM PDT 24 13655763575 ps
T632 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.3932902669 Aug 15 05:23:38 PM PDT 24 Aug 15 05:23:40 PM PDT 24 3022570930 ps
T228 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.2732816603 Aug 15 05:22:44 PM PDT 24 Aug 15 05:22:46 PM PDT 24 3689441920 ps
T238 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.401150146 Aug 15 05:23:26 PM PDT 24 Aug 15 05:23:34 PM PDT 24 2613499617 ps
T239 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.444746556 Aug 15 05:23:19 PM PDT 24 Aug 15 05:23:24 PM PDT 24 2044693459 ps
T240 /workspace/coverage/default/5.sysrst_ctrl_smoke.499902141 Aug 15 05:22:14 PM PDT 24 Aug 15 05:22:20 PM PDT 24 2108980210 ps
T241 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.3141597741 Aug 15 05:23:10 PM PDT 24 Aug 15 05:24:14 PM PDT 24 195033947290 ps
T242 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.3265693705 Aug 15 05:23:13 PM PDT 24 Aug 15 05:23:29 PM PDT 24 5442769545 ps
T243 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.4061021578 Aug 15 05:22:39 PM PDT 24 Aug 15 05:22:47 PM PDT 24 3029698984 ps
T244 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.3801876761 Aug 15 05:22:23 PM PDT 24 Aug 15 05:26:21 PM PDT 24 91572176829 ps
T245 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.217209914 Aug 15 05:23:50 PM PDT 24 Aug 15 05:26:07 PM PDT 24 51497365110 ps
T246 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.3724493021 Aug 15 05:23:15 PM PDT 24 Aug 15 05:23:19 PM PDT 24 2514439806 ps
T398 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.1947869706 Aug 15 05:22:48 PM PDT 24 Aug 15 05:23:00 PM PDT 24 67027297720 ps
T633 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.3494671106 Aug 15 05:22:53 PM PDT 24 Aug 15 05:22:59 PM PDT 24 3658443643 ps
T634 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.3246943904 Aug 15 05:22:07 PM PDT 24 Aug 15 05:22:14 PM PDT 24 2460915236 ps
T635 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.942293854 Aug 15 05:22:15 PM PDT 24 Aug 15 05:22:20 PM PDT 24 4131356281 ps
T636 /workspace/coverage/default/27.sysrst_ctrl_alert_test.2602448492 Aug 15 05:23:01 PM PDT 24 Aug 15 05:23:07 PM PDT 24 2012955907 ps
T375 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.3811374752 Aug 15 05:22:09 PM PDT 24 Aug 15 05:27:20 PM PDT 24 119839013648 ps
T416 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.4054102609 Aug 15 05:22:56 PM PDT 24 Aug 15 05:23:10 PM PDT 24 33351660581 ps
T637 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.1360663449 Aug 15 05:23:00 PM PDT 24 Aug 15 05:23:02 PM PDT 24 2537252334 ps
T151 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.2808193829 Aug 15 05:23:17 PM PDT 24 Aug 15 05:23:19 PM PDT 24 7254249034 ps
T638 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.2494446642 Aug 15 05:23:42 PM PDT 24 Aug 15 05:23:44 PM PDT 24 2641780769 ps
T639 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.2649623582 Aug 15 05:23:34 PM PDT 24 Aug 15 05:23:37 PM PDT 24 4014293441 ps
T640 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.1103867560 Aug 15 05:22:09 PM PDT 24 Aug 15 05:22:13 PM PDT 24 2479504118 ps
T641 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.122216557 Aug 15 05:23:51 PM PDT 24 Aug 15 05:23:53 PM PDT 24 2668272554 ps
T642 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.1269976815 Aug 15 05:22:59 PM PDT 24 Aug 15 05:23:00 PM PDT 24 2721521973 ps
T643 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.3158799041 Aug 15 05:23:10 PM PDT 24 Aug 15 05:23:24 PM PDT 24 26151308475 ps
T644 /workspace/coverage/default/12.sysrst_ctrl_smoke.142552096 Aug 15 05:22:33 PM PDT 24 Aug 15 05:22:38 PM PDT 24 2111592419 ps
T645 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.1877184943 Aug 15 05:22:14 PM PDT 24 Aug 15 05:22:17 PM PDT 24 2540034281 ps
T646 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.1448349246 Aug 15 05:23:35 PM PDT 24 Aug 15 05:23:42 PM PDT 24 3660939885 ps
T647 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.2547678780 Aug 15 05:23:02 PM PDT 24 Aug 15 05:23:09 PM PDT 24 2511390953 ps
T648 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.1096315985 Aug 15 05:23:11 PM PDT 24 Aug 15 05:23:19 PM PDT 24 3373624454 ps
T649 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.498566128 Aug 15 05:22:03 PM PDT 24 Aug 15 05:22:08 PM PDT 24 3684800226 ps
T650 /workspace/coverage/default/31.sysrst_ctrl_stress_all.3135536506 Aug 15 05:23:13 PM PDT 24 Aug 15 05:23:22 PM PDT 24 9189187254 ps
T212 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.4257482001 Aug 15 05:23:24 PM PDT 24 Aug 15 05:23:33 PM PDT 24 11746427666 ps
T651 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.2314608771 Aug 15 05:22:42 PM PDT 24 Aug 15 05:22:51 PM PDT 24 3181199569 ps
T652 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.2794322530 Aug 15 05:22:08 PM PDT 24 Aug 15 05:22:11 PM PDT 24 2481258572 ps
T653 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.845097393 Aug 15 05:23:43 PM PDT 24 Aug 15 05:23:45 PM PDT 24 2557136601 ps
T654 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.3575046252 Aug 15 05:23:17 PM PDT 24 Aug 15 05:23:24 PM PDT 24 2510265195 ps
T286 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.280275882 Aug 15 05:23:51 PM PDT 24 Aug 15 05:28:31 PM PDT 24 105245245177 ps
T111 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.1701433761 Aug 15 05:22:54 PM PDT 24 Aug 15 05:24:35 PM PDT 24 80484556812 ps
T655 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.2349347119 Aug 15 05:22:06 PM PDT 24 Aug 15 05:22:13 PM PDT 24 2249801603 ps
T394 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.3103821945 Aug 15 05:23:56 PM PDT 24 Aug 15 05:28:47 PM PDT 24 109899003307 ps
T656 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.1525354655 Aug 15 05:22:03 PM PDT 24 Aug 15 05:22:06 PM PDT 24 3254863724 ps
T258 /workspace/coverage/default/2.sysrst_ctrl_stress_all.739867282 Aug 15 05:22:08 PM PDT 24 Aug 15 05:22:26 PM PDT 24 13104717874 ps
T657 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2945911940 Aug 15 05:23:08 PM PDT 24 Aug 15 05:23:10 PM PDT 24 2180237420 ps
T658 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.3043055333 Aug 15 05:24:00 PM PDT 24 Aug 15 05:24:36 PM PDT 24 25590271994 ps
T659 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.878286145 Aug 15 05:23:19 PM PDT 24 Aug 15 05:23:27 PM PDT 24 2610403633 ps
T660 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.3379097197 Aug 15 05:23:25 PM PDT 24 Aug 15 05:24:11 PM PDT 24 67890747256 ps
T661 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.2243804768 Aug 15 05:23:10 PM PDT 24 Aug 15 05:23:19 PM PDT 24 3043489528 ps
T662 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.2893480760 Aug 15 05:23:35 PM PDT 24 Aug 15 05:24:00 PM PDT 24 37303871456 ps
T663 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.4257031027 Aug 15 05:23:17 PM PDT 24 Aug 15 05:23:27 PM PDT 24 3703930792 ps
T664 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.1397620475 Aug 15 05:23:00 PM PDT 24 Aug 15 05:23:08 PM PDT 24 2611925073 ps
T665 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.3738233570 Aug 15 05:21:53 PM PDT 24 Aug 15 05:21:59 PM PDT 24 2397387265 ps
T666 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.2945854741 Aug 15 05:23:29 PM PDT 24 Aug 15 05:23:30 PM PDT 24 2239633269 ps
T667 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.35021439 Aug 15 05:23:09 PM PDT 24 Aug 15 05:23:23 PM PDT 24 10014003361 ps
T668 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.2482188287 Aug 15 05:22:55 PM PDT 24 Aug 15 05:22:58 PM PDT 24 2488812986 ps
T669 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.1318620152 Aug 15 05:22:02 PM PDT 24 Aug 15 05:22:12 PM PDT 24 7189736403 ps
T670 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1113949326 Aug 15 05:22:05 PM PDT 24 Aug 15 05:22:08 PM PDT 24 2480048714 ps
T113 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.2913318716 Aug 15 05:23:03 PM PDT 24 Aug 15 05:23:06 PM PDT 24 6046803395 ps
T671 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.2077001995 Aug 15 05:22:44 PM PDT 24 Aug 15 05:22:47 PM PDT 24 2628316396 ps
T309 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.2302773855 Aug 15 05:23:56 PM PDT 24 Aug 15 05:24:06 PM PDT 24 16514376562 ps
T672 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.870830294 Aug 15 05:23:51 PM PDT 24 Aug 15 05:23:55 PM PDT 24 2619245082 ps
T673 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.2347656047 Aug 15 05:23:21 PM PDT 24 Aug 15 05:23:22 PM PDT 24 2558431339 ps
T674 /workspace/coverage/default/29.sysrst_ctrl_smoke.1910559641 Aug 15 05:22:51 PM PDT 24 Aug 15 05:22:54 PM PDT 24 2116055745 ps
T675 /workspace/coverage/default/39.sysrst_ctrl_smoke.3078993717 Aug 15 05:23:21 PM PDT 24 Aug 15 05:23:24 PM PDT 24 2116884758 ps
T676 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.3458875484 Aug 15 05:22:23 PM PDT 24 Aug 15 05:22:25 PM PDT 24 2628161052 ps
T677 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.1935294005 Aug 15 05:22:14 PM PDT 24 Aug 15 05:22:21 PM PDT 24 2061781440 ps
T152 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.2279106428 Aug 15 05:23:27 PM PDT 24 Aug 15 05:23:28 PM PDT 24 5096030701 ps
T678 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.2846634610 Aug 15 05:22:57 PM PDT 24 Aug 15 05:23:01 PM PDT 24 2131831765 ps
T679 /workspace/coverage/default/32.sysrst_ctrl_alert_test.585740120 Aug 15 05:23:17 PM PDT 24 Aug 15 05:23:20 PM PDT 24 2016943553 ps
T680 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.219021974 Aug 15 05:22:40 PM PDT 24 Aug 15 05:22:47 PM PDT 24 2610077535 ps
T279 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.2479808638 Aug 15 05:22:26 PM PDT 24 Aug 15 05:24:02 PM PDT 24 37993087422 ps
T681 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.3794758634 Aug 15 05:22:13 PM PDT 24 Aug 15 05:22:20 PM PDT 24 2609267981 ps
T682 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.4069504078 Aug 15 05:22:57 PM PDT 24 Aug 15 05:23:05 PM PDT 24 2469650084 ps
T683 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3071974687 Aug 15 05:22:21 PM PDT 24 Aug 15 05:23:07 PM PDT 24 81410709111 ps
T395 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.1918910393 Aug 15 05:22:10 PM PDT 24 Aug 15 05:28:41 PM PDT 24 144642511532 ps
T223 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.711293700 Aug 15 05:22:59 PM PDT 24 Aug 15 05:23:01 PM PDT 24 3160165929 ps
T684 /workspace/coverage/default/42.sysrst_ctrl_stress_all.46107052 Aug 15 05:23:34 PM PDT 24 Aug 15 05:30:01 PM PDT 24 154993127168 ps
T685 /workspace/coverage/default/40.sysrst_ctrl_alert_test.908437820 Aug 15 05:23:26 PM PDT 24 Aug 15 05:23:32 PM PDT 24 2014709725 ps
T686 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.234413918 Aug 15 05:23:35 PM PDT 24 Aug 15 05:23:38 PM PDT 24 4362043944 ps
T687 /workspace/coverage/default/20.sysrst_ctrl_smoke.3106125997 Aug 15 05:22:41 PM PDT 24 Aug 15 05:22:43 PM PDT 24 2132709185 ps
T213 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.2337760122 Aug 15 05:23:18 PM PDT 24 Aug 15 05:23:21 PM PDT 24 2815662854 ps
T688 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.3525846209 Aug 15 05:22:56 PM PDT 24 Aug 15 05:23:04 PM PDT 24 2510848993 ps
T134 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.2143655413 Aug 15 05:22:42 PM PDT 24 Aug 15 05:22:47 PM PDT 24 3504735722 ps
T689 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.1932835351 Aug 15 05:23:14 PM PDT 24 Aug 15 05:23:16 PM PDT 24 2111652351 ps
T690 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.2809502968 Aug 15 05:22:55 PM PDT 24 Aug 15 05:22:56 PM PDT 24 2085435164 ps
T691 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.1954156166 Aug 15 05:22:13 PM PDT 24 Aug 15 05:22:15 PM PDT 24 2534245032 ps
T692 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.4158840061 Aug 15 05:22:12 PM PDT 24 Aug 15 05:22:15 PM PDT 24 2625855924 ps
T420 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.1018832185 Aug 15 05:22:55 PM PDT 24 Aug 15 05:23:01 PM PDT 24 15405902710 ps
T402 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.2769365016 Aug 15 05:23:55 PM PDT 24 Aug 15 05:24:33 PM PDT 24 85937761446 ps
T693 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.2785210468 Aug 15 05:23:15 PM PDT 24 Aug 15 05:23:17 PM PDT 24 4908538846 ps
T231 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.1460082791 Aug 15 05:23:02 PM PDT 24 Aug 15 05:23:04 PM PDT 24 4522573753 ps
T694 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2668885549 Aug 15 05:22:12 PM PDT 24 Aug 15 05:22:15 PM PDT 24 2529102808 ps
T695 /workspace/coverage/default/4.sysrst_ctrl_smoke.2184993997 Aug 15 05:22:10 PM PDT 24 Aug 15 05:22:13 PM PDT 24 2118596664 ps
T166 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.2125503186 Aug 15 05:22:45 PM PDT 24 Aug 15 05:22:56 PM PDT 24 4438055126 ps
T175 /workspace/coverage/default/32.sysrst_ctrl_stress_all.2392063119 Aug 15 05:23:15 PM PDT 24 Aug 15 05:23:41 PM PDT 24 10120355418 ps
T176 /workspace/coverage/default/37.sysrst_ctrl_stress_all.2481567883 Aug 15 05:23:18 PM PDT 24 Aug 15 05:24:08 PM PDT 24 76179558932 ps
T177 /workspace/coverage/default/12.sysrst_ctrl_stress_all.1261087661 Aug 15 05:22:32 PM PDT 24 Aug 15 05:25:33 PM PDT 24 74079609446 ps
T178 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.289094475 Aug 15 05:23:41 PM PDT 24 Aug 15 05:23:44 PM PDT 24 3403241915 ps
T179 /workspace/coverage/default/26.sysrst_ctrl_alert_test.1404256140 Aug 15 05:22:42 PM PDT 24 Aug 15 05:22:47 PM PDT 24 2010504505 ps
T180 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.4267991448 Aug 15 05:23:06 PM PDT 24 Aug 15 05:23:14 PM PDT 24 3295743055 ps
T181 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.758150399 Aug 15 05:22:50 PM PDT 24 Aug 15 05:22:54 PM PDT 24 5794973825 ps
T182 /workspace/coverage/default/30.sysrst_ctrl_smoke.3158737738 Aug 15 05:23:06 PM PDT 24 Aug 15 05:23:11 PM PDT 24 2113539577 ps
T183 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.3422727483 Aug 15 05:23:39 PM PDT 24 Aug 15 05:23:42 PM PDT 24 3574270327 ps
T696 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.1608086711 Aug 15 05:23:04 PM PDT 24 Aug 15 05:23:06 PM PDT 24 2467278558 ps
T697 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.877972611 Aug 15 05:23:01 PM PDT 24 Aug 15 05:23:13 PM PDT 24 4249048185 ps
T698 /workspace/coverage/default/31.sysrst_ctrl_smoke.3811880875 Aug 15 05:23:08 PM PDT 24 Aug 15 05:23:10 PM PDT 24 2123267088 ps
T699 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.3788512763 Aug 15 05:23:51 PM PDT 24 Aug 15 05:24:08 PM PDT 24 6022518542 ps
T700 /workspace/coverage/default/18.sysrst_ctrl_smoke.1798195138 Aug 15 05:22:56 PM PDT 24 Aug 15 05:23:00 PM PDT 24 2119691262 ps
T701 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.626214715 Aug 15 05:22:51 PM PDT 24 Aug 15 05:23:02 PM PDT 24 3866364677 ps
T702 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.820218638 Aug 15 05:21:54 PM PDT 24 Aug 15 05:21:56 PM PDT 24 2555416019 ps
T703 /workspace/coverage/default/45.sysrst_ctrl_stress_all.1911907080 Aug 15 05:23:51 PM PDT 24 Aug 15 05:24:19 PM PDT 24 10208883659 ps
T704 /workspace/coverage/default/48.sysrst_ctrl_stress_all.4067128323 Aug 15 05:23:54 PM PDT 24 Aug 15 05:24:03 PM PDT 24 13719416948 ps
T705 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.526620128 Aug 15 05:23:54 PM PDT 24 Aug 15 05:23:57 PM PDT 24 2629947698 ps
T165 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2250586770 Aug 15 05:22:57 PM PDT 24 Aug 15 05:23:40 PM PDT 24 84873569686 ps
T706 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.4281628020 Aug 15 05:22:31 PM PDT 24 Aug 15 05:22:37 PM PDT 24 3313399335 ps
T707 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.3958252632 Aug 15 05:22:31 PM PDT 24 Aug 15 05:22:33 PM PDT 24 3252394013 ps
T708 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.1153000928 Aug 15 05:23:15 PM PDT 24 Aug 15 05:23:19 PM PDT 24 2518902465 ps
T709 /workspace/coverage/default/28.sysrst_ctrl_smoke.4189522549 Aug 15 05:23:05 PM PDT 24 Aug 15 05:23:07 PM PDT 24 2132199621 ps
T710 /workspace/coverage/default/19.sysrst_ctrl_alert_test.754765143 Aug 15 05:22:39 PM PDT 24 Aug 15 05:22:40 PM PDT 24 2061008376 ps
T711 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.2061133083 Aug 15 05:22:29 PM PDT 24 Aug 15 05:22:33 PM PDT 24 3377884751 ps
T390 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.2368630884 Aug 15 05:22:54 PM PDT 24 Aug 15 05:23:52 PM PDT 24 88921643744 ps
T712 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.3619837754 Aug 15 05:23:33 PM PDT 24 Aug 15 05:26:19 PM PDT 24 60833638750 ps
T713 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.2580030077 Aug 15 05:22:50 PM PDT 24 Aug 15 05:22:58 PM PDT 24 2514093176 ps
T714 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.255147972 Aug 15 05:23:26 PM PDT 24 Aug 15 05:23:30 PM PDT 24 2623230278 ps
T334 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.4052243208 Aug 15 05:23:23 PM PDT 24 Aug 15 05:23:43 PM PDT 24 7772291792 ps
T715 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.2489526411 Aug 15 05:23:33 PM PDT 24 Aug 15 05:26:03 PM PDT 24 64772064773 ps
T716 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.2833736036 Aug 15 05:23:36 PM PDT 24 Aug 15 05:23:43 PM PDT 24 3397160646 ps
T717 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.2301511767 Aug 15 05:23:53 PM PDT 24 Aug 15 05:25:48 PM PDT 24 47257446065 ps
T718 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.3722824635 Aug 15 05:22:48 PM PDT 24 Aug 15 05:22:50 PM PDT 24 2021587648 ps
T719 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.2950621515 Aug 15 05:22:29 PM PDT 24 Aug 15 05:22:32 PM PDT 24 2468075591 ps
T720 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.180604228 Aug 15 05:23:52 PM PDT 24 Aug 15 05:23:58 PM PDT 24 3400356731 ps
T721 /workspace/coverage/default/23.sysrst_ctrl_alert_test.2003945646 Aug 15 05:22:44 PM PDT 24 Aug 15 05:22:50 PM PDT 24 2049842311 ps
T722 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.3597612935 Aug 15 05:23:55 PM PDT 24 Aug 15 05:24:41 PM PDT 24 52362786417 ps
T396 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.2022292929 Aug 15 05:22:59 PM PDT 24 Aug 15 05:23:33 PM PDT 24 59805200613 ps
T723 /workspace/coverage/default/42.sysrst_ctrl_alert_test.3142488764 Aug 15 05:23:41 PM PDT 24 Aug 15 05:23:44 PM PDT 24 2019876248 ps
T724 /workspace/coverage/default/10.sysrst_ctrl_stress_all.358713002 Aug 15 05:22:30 PM PDT 24 Aug 15 05:22:58 PM PDT 24 107629416757 ps
T391 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.1138318484 Aug 15 05:23:54 PM PDT 24 Aug 15 05:26:25 PM PDT 24 61634690080 ps
T725 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.105901152 Aug 15 05:23:50 PM PDT 24 Aug 15 05:24:03 PM PDT 24 34318265738 ps
T726 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.1427452921 Aug 15 05:21:59 PM PDT 24 Aug 15 05:22:01 PM PDT 24 2658555524 ps
T287 /workspace/coverage/default/9.sysrst_ctrl_stress_all.1805308960 Aug 15 05:22:28 PM PDT 24 Aug 15 05:22:58 PM PDT 24 40361992484 ps
T727 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.2951611922 Aug 15 05:22:08 PM PDT 24 Aug 15 05:22:11 PM PDT 24 2547732656 ps
T214 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.3330546047 Aug 15 05:22:07 PM PDT 24 Aug 15 05:22:13 PM PDT 24 4321001927 ps
T728 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.1556619546 Aug 15 05:22:00 PM PDT 24 Aug 15 05:22:28 PM PDT 24 699380704770 ps
T729 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.3824639170 Aug 15 05:23:02 PM PDT 24 Aug 15 05:48:00 PM PDT 24 611275784468 ps
T335 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.310188734 Aug 15 05:22:41 PM PDT 24 Aug 15 05:22:53 PM PDT 24 18675488403 ps
T418 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.681353378 Aug 15 05:22:49 PM PDT 24 Aug 15 05:22:53 PM PDT 24 244436394800 ps
T153 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.1172582236 Aug 15 05:23:53 PM PDT 24 Aug 15 05:24:00 PM PDT 24 2753472228 ps
T730 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.3363964919 Aug 15 05:23:19 PM PDT 24 Aug 15 05:23:23 PM PDT 24 2612025952 ps
T731 /workspace/coverage/default/9.sysrst_ctrl_alert_test.3321752839 Aug 15 05:22:43 PM PDT 24 Aug 15 05:22:46 PM PDT 24 2029364488 ps
T310 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.3409057378 Aug 15 05:23:20 PM PDT 24 Aug 15 05:23:31 PM PDT 24 15471433620 ps
T732 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.456975890 Aug 15 05:23:18 PM PDT 24 Aug 15 05:23:20 PM PDT 24 2154273478 ps
T733 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.207555095 Aug 15 05:23:11 PM PDT 24 Aug 15 05:23:13 PM PDT 24 2627290277 ps
T417 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.625984662 Aug 15 05:23:22 PM PDT 24 Aug 15 05:35:53 PM PDT 24 2409132072964 ps
T734 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.352534344 Aug 15 05:23:01 PM PDT 24 Aug 15 05:23:08 PM PDT 24 2508620738 ps
T735 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.963436894 Aug 15 05:22:20 PM PDT 24 Aug 15 05:22:27 PM PDT 24 2511642408 ps
T736 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.496572412 Aug 15 05:25:36 PM PDT 24 Aug 15 05:25:43 PM PDT 24 2610319715 ps
T737 /workspace/coverage/default/5.sysrst_ctrl_alert_test.2526391832 Aug 15 05:22:14 PM PDT 24 Aug 15 05:22:19 PM PDT 24 2009525823 ps
T738 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.2719566023 Aug 15 05:22:13 PM PDT 24 Aug 15 05:24:47 PM PDT 24 57682829683 ps
T739 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.986909651 Aug 15 05:23:03 PM PDT 24 Aug 15 05:23:11 PM PDT 24 2230011613 ps
T232 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.1238023129 Aug 15 05:23:35 PM PDT 24 Aug 15 05:23:37 PM PDT 24 4436760411 ps
T740 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.1275820208 Aug 15 05:22:07 PM PDT 24 Aug 15 05:22:20 PM PDT 24 6279742809 ps
T741 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.905470120 Aug 15 05:22:42 PM PDT 24 Aug 15 05:22:50 PM PDT 24 2612358870 ps
T215 /workspace/coverage/default/44.sysrst_ctrl_stress_all.2336418988 Aug 15 05:23:39 PM PDT 24 Aug 15 05:26:24 PM PDT 24 64614937199 ps
T742 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.252589339 Aug 15 05:22:28 PM PDT 24 Aug 15 05:22:42 PM PDT 24 5165698609 ps
T743 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.1164773910 Aug 15 05:21:59 PM PDT 24 Aug 15 05:22:00 PM PDT 24 2261734729 ps
T744 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.2323595656 Aug 15 05:23:50 PM PDT 24 Aug 15 05:25:28 PM PDT 24 36516363572 ps
T745 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.2339350294 Aug 15 05:22:33 PM PDT 24 Aug 15 05:22:36 PM PDT 24 2495326497 ps
T746 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.1843719857 Aug 15 05:22:30 PM PDT 24 Aug 15 05:22:37 PM PDT 24 4189434881 ps
T747 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.2356000181 Aug 15 05:22:30 PM PDT 24 Aug 15 05:25:13 PM PDT 24 132956168570 ps
T748 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.3220157170 Aug 15 05:23:10 PM PDT 24 Aug 15 05:23:21 PM PDT 24 3867123531 ps
T749 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.1270254408 Aug 15 05:22:02 PM PDT 24 Aug 15 05:22:05 PM PDT 24 2042583168 ps
T750 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1235741725 Aug 15 05:22:42 PM PDT 24 Aug 15 05:22:48 PM PDT 24 2012216772 ps
T751 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.2275415952 Aug 15 05:23:02 PM PDT 24 Aug 15 05:23:08 PM PDT 24 3527611336 ps
T752 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.3358712439 Aug 15 05:22:59 PM PDT 24 Aug 15 05:28:09 PM PDT 24 129972195460 ps
T753 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.2676686798 Aug 15 05:23:21 PM PDT 24 Aug 15 05:23:24 PM PDT 24 2469756580 ps
T157 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.2678548110 Aug 15 05:22:50 PM PDT 24 Aug 15 05:23:07 PM PDT 24 121492436414 ps
T754 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.1086640130 Aug 15 05:23:11 PM PDT 24 Aug 15 05:23:18 PM PDT 24 3944234225 ps
T755 /workspace/coverage/default/27.sysrst_ctrl_smoke.2993004276 Aug 15 05:22:59 PM PDT 24 Aug 15 05:23:01 PM PDT 24 2181514789 ps
T756 /workspace/coverage/default/41.sysrst_ctrl_smoke.1038062846 Aug 15 05:23:17 PM PDT 24 Aug 15 05:23:24 PM PDT 24 2110506566 ps
T757 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.1926938232 Aug 15 05:22:14 PM PDT 24 Aug 15 05:22:25 PM PDT 24 3863405977 ps
T758 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.2378981993 Aug 15 05:23:51 PM PDT 24 Aug 15 05:28:46 PM PDT 24 114316815657 ps
T759 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.2325488117 Aug 15 05:23:17 PM PDT 24 Aug 15 05:23:24 PM PDT 24 2511085429 ps
T760 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.737837406 Aug 15 05:22:58 PM PDT 24 Aug 15 05:25:06 PM PDT 24 116152947593 ps
T761 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1315947426 Aug 15 05:22:54 PM PDT 24 Aug 15 05:25:16 PM PDT 24 575607327435 ps
T762 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.2021738753 Aug 15 05:22:04 PM PDT 24 Aug 15 05:22:07 PM PDT 24 2265728312 ps
T763 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.1832108376 Aug 15 05:22:55 PM PDT 24 Aug 15 05:22:58 PM PDT 24 4522994289 ps
T764 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.3499168085 Aug 15 05:22:12 PM PDT 24 Aug 15 05:22:14 PM PDT 24 2199566336 ps
T765 /workspace/coverage/default/30.sysrst_ctrl_stress_all.2845580360 Aug 15 05:23:11 PM PDT 24 Aug 15 05:23:17 PM PDT 24 9998412527 ps
T766 /workspace/coverage/default/6.sysrst_ctrl_smoke.3874531598 Aug 15 05:22:22 PM PDT 24 Aug 15 05:22:28 PM PDT 24 2108622859 ps
T767 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.925177259 Aug 15 05:22:58 PM PDT 24 Aug 15 05:23:00 PM PDT 24 2489331051 ps
T768 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.1232918093 Aug 15 05:22:29 PM PDT 24 Aug 15 05:22:34 PM PDT 24 3870311006 ps
T769 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.2646441441 Aug 15 05:23:51 PM PDT 24 Aug 15 05:23:52 PM PDT 24 2545191800 ps
T770 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.2565025599 Aug 15 05:23:51 PM PDT 24 Aug 15 05:24:13 PM PDT 24 42503655318 ps
T771 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.1592361813 Aug 15 05:25:25 PM PDT 24 Aug 15 05:25:59 PM PDT 24 63078669964 ps
T772 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.2396176758 Aug 15 05:22:56 PM PDT 24 Aug 15 05:22:58 PM PDT 24 2504703251 ps
T773 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.1497418407 Aug 15 05:23:52 PM PDT 24 Aug 15 05:23:56 PM PDT 24 2514599350 ps
T774 /workspace/coverage/default/45.sysrst_ctrl_smoke.1289812476 Aug 15 05:23:31 PM PDT 24 Aug 15 05:23:32 PM PDT 24 2182114383 ps
T775 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.3958898797 Aug 15 05:23:54 PM PDT 24 Aug 15 05:24:28 PM PDT 24 25835131585 ps
T776 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.568674476 Aug 15 05:23:10 PM PDT 24 Aug 15 05:23:13 PM PDT 24 2637839216 ps
T777 /workspace/coverage/default/10.sysrst_ctrl_alert_test.3876463649 Aug 15 05:22:27 PM PDT 24 Aug 15 05:22:33 PM PDT 24 2012349489 ps
T778 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.544887906 Aug 15 05:23:11 PM PDT 24 Aug 15 05:23:20 PM PDT 24 3025644220 ps
T779 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.3306081033 Aug 15 05:23:13 PM PDT 24 Aug 15 05:23:15 PM PDT 24 2477914921 ps
T780 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.1765237028 Aug 15 05:23:18 PM PDT 24 Aug 15 05:23:26 PM PDT 24 2462870281 ps
T236 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.4135517500 Aug 15 05:22:49 PM PDT 24 Aug 15 05:22:52 PM PDT 24 3213365766 ps
T781 /workspace/coverage/default/19.sysrst_ctrl_stress_all.1922022417 Aug 15 05:22:51 PM PDT 24 Aug 15 05:23:20 PM PDT 24 12668018284 ps
T782 /workspace/coverage/default/13.sysrst_ctrl_stress_all.794526956 Aug 15 05:22:29 PM PDT 24 Aug 15 05:22:40 PM PDT 24 7406214035 ps
T783 /workspace/coverage/default/8.sysrst_ctrl_smoke.168632072 Aug 15 05:22:15 PM PDT 24 Aug 15 05:22:20 PM PDT 24 2115322377 ps
T784 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.3983379007 Aug 15 05:23:15 PM PDT 24 Aug 15 05:23:25 PM PDT 24 2481960783 ps
T785 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.4063536872 Aug 15 05:24:05 PM PDT 24 Aug 15 05:24:21 PM PDT 24 104578367262 ps
T384 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.4021742258 Aug 15 05:22:02 PM PDT 24 Aug 15 05:23:55 PM PDT 24 99136522793 ps
T786 /workspace/coverage/default/17.sysrst_ctrl_smoke.3551651128 Aug 15 05:22:44 PM PDT 24 Aug 15 05:22:50 PM PDT 24 2110997380 ps
T787 /workspace/coverage/default/5.sysrst_ctrl_ultra_low_pwr.2053935151 Aug 15 05:22:04 PM PDT 24 Aug 15 05:22:10 PM PDT 24 2651124070 ps
T788 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.3350371288 Aug 15 05:23:56 PM PDT 24 Aug 15 05:26:47 PM PDT 24 69722246264 ps
T789 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.714737814 Aug 15 05:22:10 PM PDT 24 Aug 15 05:22:13 PM PDT 24 2536906639 ps
T790 /workspace/coverage/default/12.sysrst_ctrl_alert_test.131725214 Aug 15 05:22:26 PM PDT 24 Aug 15 05:22:28 PM PDT 24 2043848645 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%