Unified Coverage Report :: Module :: sysrst_ctrl_comboact

Module : sysrst_ctrl_comboact

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_03/sysrst_ctrl-sim-vcs/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act	99.19	100.00	97.56			100.00
tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act	99.19	100.00	97.56			100.00
tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act	99.19	100.00	97.56			100.00
tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act	99.19	100.00	97.56			100.00

---

Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_combo

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_combo

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_combo

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.19	100.00	97.56			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_combo

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : sysrst_ctrl_comboact

	Line No.	Total	Covered	Percent
TOTAL		24	24	100.00
CONT_ASSIGN	34	1	1	100.00
CONT_ASSIGN	35	1	1	100.00
CONT_ASSIGN	36	1	1	100.00
CONT_ASSIGN	37	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	53	1	1	100.00
CONT_ASSIGN	62	1	1	100.00
CONT_ASSIGN	63	1	1	100.00
CONT_ASSIGN	70	1	1	100.00
CONT_ASSIGN	71	1	1	100.00
ALWAYS	79	11	11	100.00

33                        logic combo_bat_disable_pulse, combo_ot_pulse, combo_ec_rst_pulse;
34         1/1            assign combo_bat_disable_pulse = cfg_bat_disable_en_i & combo_det_pulse_i;
           Tests:       T1 T7 T8 
35         1/1            assign combo_ec_rst_pulse      = cfg_ec_rst_en_i & combo_det_pulse_i;
           Tests:       T1 T5 T7 
36         1/1            assign combo_ot_pulse         = cfg_rst_req_en_i & combo_det_pulse_i;
           Tests:       T1 T7 T8 
37         1/1            assign combo_intr_pulse_o      = cfg_intr_en_i & combo_det_pulse_i;
           Tests:       T1 T5 T7 
38                      
39                        //ec_rst_l_i high->low detection
40                        logic ec_rst_l_det_pulse, ec_rst_l_det_q;
41         1/1            assign ec_rst_l_det_pulse = ~ec_rst_l_i & ec_rst_l_det_q;
           Tests:       T1 T4 T5 
42                      
43                        ////////////////////////////////////
44                        // Bat / OT reset pulse latching //
45                        ////////////////////////////////////
46                      
47                        logic bat_disable_q, bat_disable_d;
48         1/1            assign bat_disable_d = bat_disable_q | combo_bat_disable_pulse;
           Tests:       T33 T40 T42 
49         1/1            assign bat_disable_o = bat_disable_q;
           Tests:       T33 T40 T42 
50                      
51                        logic rst_req_q, rst_req_d;
52         1/1            assign rst_req_d = rst_req_q | combo_ot_pulse;
           Tests:       T33 T40 T55 
53         1/1            assign rst_req_o = rst_req_q;
           Tests:       T33 T40 T55 
54                      
55                        ////////////////////
56                        // EC reset logic //
57                        ////////////////////
58                      
59                        // OT reset will also reset EC
60                        logic timer_expired;
61                        logic ec_rst_l_q, ec_rst_l_d;
62         1/1            assign ec_rst_l_o = ec_rst_l_q;
           Tests:       T1 T5 T7 
63         1/1            assign ec_rst_l_d = (combo_ec_rst_pulse ||
           Tests:       T1 T4 T5 
64                                             ec_rst_l_det_pulse) ? 1'b0 :
65                                            (timer_expired)      ? 1'b1 : ec_rst_l_q;
66                      
67                      
68                        // Reset stretching counter
69                        logic [TimerWidth-1:0] timer_cnt_d, timer_cnt_q;
70         1/1            assign timer_expired = (ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q);
           Tests:       T1 T4 T5 
71         1/1            assign timer_cnt_d = (timer_expired)       ? '0                 :
           Tests:       T1 T4 T5 
72                                             (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
73                      
74                        ///////////////
75                        // Registers //
76                        ///////////////
77                      
78                        always_ff @(posedge clk_i or negedge rst_ni) begin : p_regs
79         1/1              if (!rst_ni) begin
           Tests:       T1 T4 T5 
80         1/1                bat_disable_q  <= 1'b0;
           Tests:       T1 T4 T5 
81         1/1                ec_rst_l_det_q <= 1'b1;  // active low signal
           Tests:       T1 T4 T5 
82         1/1                rst_req_q      <= 1'b0;
           Tests:       T1 T4 T5 
83         1/1                ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
           Tests:       T1 T4 T5 
84         1/1                timer_cnt_q    <= '0;
           Tests:       T1 T4 T5 
85                          end else begin
86         1/1                bat_disable_q  <= bat_disable_d;
           Tests:       T1 T4 T5 
87         1/1                ec_rst_l_det_q <= ec_rst_l_i;
           Tests:       T1 T4 T5 
88         1/1                rst_req_q      <= rst_req_d;
           Tests:       T1 T4 T5 
89         1/1                ec_rst_l_q     <= ec_rst_l_d;
           Tests:       T1 T4 T5 
90         1/1                timer_cnt_q    <= timer_cnt_d;
           Tests:       T1 T4 T5 

---

Cond Coverage for Module : sysrst_ctrl_comboact

	Total	Covered	Percent
Conditions	41	40	97.56
Logical	41	40	97.56
Non-Logical	0	0
Event	0	0

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T7,T8
1	0	Covered	T32,T33,T29
1	1	Covered	T33,T40,T42

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T40,T55,T42
1	0	Covered	T1,T5,T7
1	1	Covered	T1,T7,T8

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T7,T8
1	0	Covered	T32,T33,T29
1	1	Covered	T33,T40,T55

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T30,T40,T55
1	0	Covered	T1,T5,T7
1	1	Covered	T1,T7,T8

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T33,T40,T42
1	0	Covered	T33,T40,T42

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T33,T40,T55
1	0	Covered	T33,T40,T55

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T7,T8

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T5,T7

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

---

Branch Coverage for Module : sysrst_ctrl_comboact

	Line No.	Total	Covered	Percent
Branches		8	8	100.00
TERNARY	63	3	3	100.00
TERNARY	71	3	3	100.00
IF	79	2	2	100.00

63           assign ec_rst_l_d = (combo_ec_rst_pulse ||
                                                       
64                                ec_rst_l_det_pulse) ? 1'b0 :
                                                      -1-  
                                                      ==>  
65                               (timer_expired)      ? 1'b1 : ec_rst_l_q;
                                                      -2-  
                                                      ==>  
                                                      ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T4,T5
0	1	Covered	T1,T5,T7
0	0	Covered	T1,T4,T5

71           assign timer_cnt_d = (timer_expired)       ? '0                 :
                                                        -1-  
                                                        ==>  
72                                (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
                                                        -2-  
                                                        ==>  
                                                        ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T5,T7
0	1	Covered	T1,T4,T5
0	0	Covered	T1,T5,T7

79             if (!rst_ni) begin
               -1-  
80               bat_disable_q  <= 1'b0;
                 ==>
81               ec_rst_l_det_q <= 1'b1;  // active low signal
82               rst_req_q      <= 1'b0;
83               ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
84               timer_cnt_q    <= '0;
85             end else begin
86               bat_disable_q  <= bat_disable_d;
                 ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act

	Line No.	Total	Covered	Percent
TOTAL		24	24	100.00
CONT_ASSIGN	34	1	1	100.00
CONT_ASSIGN	35	1	1	100.00
CONT_ASSIGN	36	1	1	100.00
CONT_ASSIGN	37	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	53	1	1	100.00
CONT_ASSIGN	62	1	1	100.00
CONT_ASSIGN	63	1	1	100.00
CONT_ASSIGN	70	1	1	100.00
CONT_ASSIGN	71	1	1	100.00
ALWAYS	79	11	11	100.00

33                        logic combo_bat_disable_pulse, combo_ot_pulse, combo_ec_rst_pulse;
34         1/1            assign combo_bat_disable_pulse = cfg_bat_disable_en_i & combo_det_pulse_i;
           Tests:       T1 T7 T8 
35         1/1            assign combo_ec_rst_pulse      = cfg_ec_rst_en_i & combo_det_pulse_i;
           Tests:       T1 T5 T7 
36         1/1            assign combo_ot_pulse         = cfg_rst_req_en_i & combo_det_pulse_i;
           Tests:       T1 T7 T8 
37         1/1            assign combo_intr_pulse_o      = cfg_intr_en_i & combo_det_pulse_i;
           Tests:       T1 T5 T7 
38                      
39                        //ec_rst_l_i high->low detection
40                        logic ec_rst_l_det_pulse, ec_rst_l_det_q;
41         1/1            assign ec_rst_l_det_pulse = ~ec_rst_l_i & ec_rst_l_det_q;
           Tests:       T1 T4 T5 
42                      
43                        ////////////////////////////////////
44                        // Bat / OT reset pulse latching //
45                        ////////////////////////////////////
46                      
47                        logic bat_disable_q, bat_disable_d;
48         1/1            assign bat_disable_d = bat_disable_q | combo_bat_disable_pulse;
           Tests:       T40 T42 T289 
49         1/1            assign bat_disable_o = bat_disable_q;
           Tests:       T40 T42 T289 
50                      
51                        logic rst_req_q, rst_req_d;
52         1/1            assign rst_req_d = rst_req_q | combo_ot_pulse;
           Tests:       T289 T273 T315 
53         1/1            assign rst_req_o = rst_req_q;
           Tests:       T289 T273 T315 
54                      
55                        ////////////////////
56                        // EC reset logic //
57                        ////////////////////
58                      
59                        // OT reset will also reset EC
60                        logic timer_expired;
61                        logic ec_rst_l_q, ec_rst_l_d;
62         1/1            assign ec_rst_l_o = ec_rst_l_q;
           Tests:       T1 T5 T7 
63         1/1            assign ec_rst_l_d = (combo_ec_rst_pulse ||
           Tests:       T1 T4 T5 
64                                             ec_rst_l_det_pulse) ? 1'b0 :
65                                            (timer_expired)      ? 1'b1 : ec_rst_l_q;
66                      
67                      
68                        // Reset stretching counter
69                        logic [TimerWidth-1:0] timer_cnt_d, timer_cnt_q;
70         1/1            assign timer_expired = (ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q);
           Tests:       T1 T4 T5 
71         1/1            assign timer_cnt_d = (timer_expired)       ? '0                 :
           Tests:       T1 T4 T5 
72                                             (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
73                      
74                        ///////////////
75                        // Registers //
76                        ///////////////
77                      
78                        always_ff @(posedge clk_i or negedge rst_ni) begin : p_regs
79         1/1              if (!rst_ni) begin
           Tests:       T1 T4 T5 
80         1/1                bat_disable_q  <= 1'b0;
           Tests:       T1 T4 T5 
81         1/1                ec_rst_l_det_q <= 1'b1;  // active low signal
           Tests:       T1 T4 T5 
82         1/1                rst_req_q      <= 1'b0;
           Tests:       T1 T4 T5 
83         1/1                ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
           Tests:       T1 T4 T5 
84         1/1                timer_cnt_q    <= '0;
           Tests:       T1 T4 T5 
85                          end else begin
86         1/1                bat_disable_q  <= bat_disable_d;
           Tests:       T1 T4 T5 
87         1/1                ec_rst_l_det_q <= ec_rst_l_i;
           Tests:       T1 T4 T5 
88         1/1                rst_req_q      <= rst_req_d;
           Tests:       T1 T4 T5 
89         1/1                ec_rst_l_q     <= ec_rst_l_d;
           Tests:       T1 T4 T5 
90         1/1                timer_cnt_q    <= timer_cnt_d;
           Tests:       T1 T4 T5 

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act

	Total	Covered	Percent
Conditions	41	40	97.56
Logical	41	40	97.56
Non-Logical	0	0
Event	0	0

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T7,T8
1	0	Covered	T32,T33,T29
1	1	Covered	T40,T42,T289

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T268,T96,T287
1	0	Covered	T1,T5,T7
1	1	Covered	T1,T7,T8

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T7,T8
1	0	Covered	T31,T289,T56
1	1	Covered	T289,T273,T315

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T40,T42,T52
1	0	Covered	T1,T5,T7
1	1	Covered	T1,T7,T8

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T40,T42,T289
1	0	Covered	T40,T42,T289

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T289,T273,T315
1	0	Covered	T289,T273,T315

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T7,T8

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T5,T7

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act

	Line No.	Total	Covered	Percent
Branches		8	8	100.00
TERNARY	63	3	3	100.00
TERNARY	71	3	3	100.00
IF	79	2	2	100.00

63           assign ec_rst_l_d = (combo_ec_rst_pulse ||
                                                       
64                                ec_rst_l_det_pulse) ? 1'b0 :
                                                      -1-  
                                                      ==>  
65                               (timer_expired)      ? 1'b1 : ec_rst_l_q;
                                                      -2-  
                                                      ==>  
                                                      ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T4,T5
0	1	Covered	T1,T5,T7
0	0	Covered	T1,T4,T5

71           assign timer_cnt_d = (timer_expired)       ? '0                 :
                                                        -1-  
                                                        ==>  
72                                (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
                                                        -2-  
                                                        ==>  
                                                        ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T5,T7
0	1	Covered	T1,T4,T5
0	0	Covered	T1,T5,T7

79             if (!rst_ni) begin
               -1-  
80               bat_disable_q  <= 1'b0;
                 ==>
81               ec_rst_l_det_q <= 1'b1;  // active low signal
82               rst_req_q      <= 1'b0;
83               ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
84               timer_cnt_q    <= '0;
85             end else begin
86               bat_disable_q  <= bat_disable_d;
                 ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act

	Line No.	Total	Covered	Percent
TOTAL		24	24	100.00
CONT_ASSIGN	34	1	1	100.00
CONT_ASSIGN	35	1	1	100.00
CONT_ASSIGN	36	1	1	100.00
CONT_ASSIGN	37	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	53	1	1	100.00
CONT_ASSIGN	62	1	1	100.00
CONT_ASSIGN	63	1	1	100.00
CONT_ASSIGN	70	1	1	100.00
CONT_ASSIGN	71	1	1	100.00
ALWAYS	79	11	11	100.00

33                        logic combo_bat_disable_pulse, combo_ot_pulse, combo_ec_rst_pulse;
34         1/1            assign combo_bat_disable_pulse = cfg_bat_disable_en_i & combo_det_pulse_i;
           Tests:       T33 T29 T30 
35         1/1            assign combo_ec_rst_pulse      = cfg_ec_rst_en_i & combo_det_pulse_i;
           Tests:       T32 T33 T29 
36         1/1            assign combo_ot_pulse         = cfg_rst_req_en_i & combo_det_pulse_i;
           Tests:       T33 T29 T40 
37         1/1            assign combo_intr_pulse_o      = cfg_intr_en_i & combo_det_pulse_i;
           Tests:       T33 T29 T30 
38                      
39                        //ec_rst_l_i high->low detection
40                        logic ec_rst_l_det_pulse, ec_rst_l_det_q;
41         1/1            assign ec_rst_l_det_pulse = ~ec_rst_l_i & ec_rst_l_det_q;
           Tests:       T1 T4 T5 
42                      
43                        ////////////////////////////////////
44                        // Bat / OT reset pulse latching //
45                        ////////////////////////////////////
46                      
47                        logic bat_disable_q, bat_disable_d;
48         1/1            assign bat_disable_d = bat_disable_q | combo_bat_disable_pulse;
           Tests:       T33 T41 T271 
49         1/1            assign bat_disable_o = bat_disable_q;
           Tests:       T33 T41 T271 
50                      
51                        logic rst_req_q, rst_req_d;
52         1/1            assign rst_req_d = rst_req_q | combo_ot_pulse;
           Tests:       T33 T55 T271 
53         1/1            assign rst_req_o = rst_req_q;
           Tests:       T33 T55 T271 
54                      
55                        ////////////////////
56                        // EC reset logic //
57                        ////////////////////
58                      
59                        // OT reset will also reset EC
60                        logic timer_expired;
61                        logic ec_rst_l_q, ec_rst_l_d;
62         1/1            assign ec_rst_l_o = ec_rst_l_q;
           Tests:       T1 T5 T7 
63         1/1            assign ec_rst_l_d = (combo_ec_rst_pulse ||
           Tests:       T1 T4 T5 
64                                             ec_rst_l_det_pulse) ? 1'b0 :
65                                            (timer_expired)      ? 1'b1 : ec_rst_l_q;
66                      
67                      
68                        // Reset stretching counter
69                        logic [TimerWidth-1:0] timer_cnt_d, timer_cnt_q;
70         1/1            assign timer_expired = (ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q);
           Tests:       T1 T4 T5 
71         1/1            assign timer_cnt_d = (timer_expired)       ? '0                 :
           Tests:       T1 T4 T5 
72                                             (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
73                      
74                        ///////////////
75                        // Registers //
76                        ///////////////
77                      
78                        always_ff @(posedge clk_i or negedge rst_ni) begin : p_regs
79         1/1              if (!rst_ni) begin
           Tests:       T1 T4 T5 
80         1/1                bat_disable_q  <= 1'b0;
           Tests:       T1 T4 T5 
81         1/1                ec_rst_l_det_q <= 1'b1;  // active low signal
           Tests:       T1 T4 T5 
82         1/1                rst_req_q      <= 1'b0;
           Tests:       T1 T4 T5 
83         1/1                ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
           Tests:       T1 T4 T5 
84         1/1                timer_cnt_q    <= '0;
           Tests:       T1 T4 T5 
85                          end else begin
86         1/1                bat_disable_q  <= bat_disable_d;
           Tests:       T1 T4 T5 
87         1/1                ec_rst_l_det_q <= ec_rst_l_i;
           Tests:       T1 T4 T5 
88         1/1                rst_req_q      <= rst_req_d;
           Tests:       T1 T4 T5 
89         1/1                ec_rst_l_q     <= ec_rst_l_d;
           Tests:       T1 T4 T5 
90         1/1                timer_cnt_q    <= timer_cnt_d;
           Tests:       T1 T4 T5 

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act

	Total	Covered	Percent
Conditions	41	40	97.56
Logical	41	40	97.56
Non-Logical	0	0
Event	0	0

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T40,T55,T42
1	0	Covered	T33,T29,T30
1	1	Covered	T33,T41,T271

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T55,T42,T41
1	0	Covered	T32,T33,T29
1	1	Covered	T33,T40,T52

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T40,T42,T41
1	0	Covered	T33,T29,T55
1	1	Covered	T33,T55,T271

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T55,T42,T52
1	0	Covered	T33,T29,T30
1	1	Covered	T33,T40,T41

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T33,T41,T271
1	0	Covered	T33,T41,T271

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T33,T55,T271
1	0	Covered	T33,T55,T271

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T1,T4,T5
1	0	Covered	T33,T40,T52

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T5,T7

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act

	Line No.	Total	Covered	Percent
Branches		8	8	100.00
TERNARY	63	3	3	100.00
TERNARY	71	3	3	100.00
IF	79	2	2	100.00

63           assign ec_rst_l_d = (combo_ec_rst_pulse ||
                                                       
64                                ec_rst_l_det_pulse) ? 1'b0 :
                                                      -1-  
                                                      ==>  
65                               (timer_expired)      ? 1'b1 : ec_rst_l_q;
                                                      -2-  
                                                      ==>  
                                                      ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T4,T5
0	1	Covered	T1,T5,T7
0	0	Covered	T1,T4,T5

71           assign timer_cnt_d = (timer_expired)       ? '0                 :
                                                        -1-  
                                                        ==>  
72                                (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
                                                        -2-  
                                                        ==>  
                                                        ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T5,T7
0	1	Covered	T1,T4,T5
0	0	Covered	T1,T5,T7

79             if (!rst_ni) begin
               -1-  
80               bat_disable_q  <= 1'b0;
                 ==>
81               ec_rst_l_det_q <= 1'b1;  // active low signal
82               rst_req_q      <= 1'b0;
83               ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
84               timer_cnt_q    <= '0;
85             end else begin
86               bat_disable_q  <= bat_disable_d;
                 ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act

	Line No.	Total	Covered	Percent
TOTAL		24	24	100.00
CONT_ASSIGN	34	1	1	100.00
CONT_ASSIGN	35	1	1	100.00
CONT_ASSIGN	36	1	1	100.00
CONT_ASSIGN	37	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	53	1	1	100.00
CONT_ASSIGN	62	1	1	100.00
CONT_ASSIGN	63	1	1	100.00
CONT_ASSIGN	70	1	1	100.00
CONT_ASSIGN	71	1	1	100.00
ALWAYS	79	11	11	100.00

33                        logic combo_bat_disable_pulse, combo_ot_pulse, combo_ec_rst_pulse;
34         1/1            assign combo_bat_disable_pulse = cfg_bat_disable_en_i & combo_det_pulse_i;
           Tests:       T33 T30 T31 
35         1/1            assign combo_ec_rst_pulse      = cfg_ec_rst_en_i & combo_det_pulse_i;
           Tests:       T33 T29 T30 
36         1/1            assign combo_ot_pulse         = cfg_rst_req_en_i & combo_det_pulse_i;
           Tests:       T33 T30 T31 
37         1/1            assign combo_intr_pulse_o      = cfg_intr_en_i & combo_det_pulse_i;
           Tests:       T33 T29 T30 
38                      
39                        //ec_rst_l_i high->low detection
40                        logic ec_rst_l_det_pulse, ec_rst_l_det_q;
41         1/1            assign ec_rst_l_det_pulse = ~ec_rst_l_i & ec_rst_l_det_q;
           Tests:       T1 T4 T5 
42                      
43                        ////////////////////////////////////
44                        // Bat / OT reset pulse latching //
45                        ////////////////////////////////////
46                      
47                        logic bat_disable_q, bat_disable_d;
48         1/1            assign bat_disable_d = bat_disable_q | combo_bat_disable_pulse;
           Tests:       T33 T40 T42 
49         1/1            assign bat_disable_o = bat_disable_q;
           Tests:       T33 T40 T42 
50                      
51                        logic rst_req_q, rst_req_d;
52         1/1            assign rst_req_d = rst_req_q | combo_ot_pulse;
           Tests:       T33 T40 T42 
53         1/1            assign rst_req_o = rst_req_q;
           Tests:       T33 T40 T42 
54                      
55                        ////////////////////
56                        // EC reset logic //
57                        ////////////////////
58                      
59                        // OT reset will also reset EC
60                        logic timer_expired;
61                        logic ec_rst_l_q, ec_rst_l_d;
62         1/1            assign ec_rst_l_o = ec_rst_l_q;
           Tests:       T1 T5 T7 
63         1/1            assign ec_rst_l_d = (combo_ec_rst_pulse ||
           Tests:       T1 T4 T5 
64                                             ec_rst_l_det_pulse) ? 1'b0 :
65                                            (timer_expired)      ? 1'b1 : ec_rst_l_q;
66                      
67                      
68                        // Reset stretching counter
69                        logic [TimerWidth-1:0] timer_cnt_d, timer_cnt_q;
70         1/1            assign timer_expired = (ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q);
           Tests:       T1 T4 T5 
71         1/1            assign timer_cnt_d = (timer_expired)       ? '0                 :
           Tests:       T1 T4 T5 
72                                             (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
73                      
74                        ///////////////
75                        // Registers //
76                        ///////////////
77                      
78                        always_ff @(posedge clk_i or negedge rst_ni) begin : p_regs
79         1/1              if (!rst_ni) begin
           Tests:       T1 T4 T5 
80         1/1                bat_disable_q  <= 1'b0;
           Tests:       T1 T4 T5 
81         1/1                ec_rst_l_det_q <= 1'b1;  // active low signal
           Tests:       T1 T4 T5 
82         1/1                rst_req_q      <= 1'b0;
           Tests:       T1 T4 T5 
83         1/1                ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
           Tests:       T1 T4 T5 
84         1/1                timer_cnt_q    <= '0;
           Tests:       T1 T4 T5 
85                          end else begin
86         1/1                bat_disable_q  <= bat_disable_d;
           Tests:       T1 T4 T5 
87         1/1                ec_rst_l_det_q <= ec_rst_l_i;
           Tests:       T1 T4 T5 
88         1/1                rst_req_q      <= rst_req_d;
           Tests:       T1 T4 T5 
89         1/1                ec_rst_l_q     <= ec_rst_l_d;
           Tests:       T1 T4 T5 
90         1/1                timer_cnt_q    <= timer_cnt_d;
           Tests:       T1 T4 T5 

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act

	Total	Covered	Percent
Conditions	41	40	97.56
Logical	41	40	97.56
Non-Logical	0	0
Event	0	0

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T30,T41,T52
1	0	Covered	T33,T31,T40
1	1	Covered	T33,T40,T42

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T40,T271,T278
1	0	Covered	T33,T29,T30
1	1	Covered	T33,T30,T42

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T30,T41,T52
1	0	Covered	T33,T31,T40
1	1	Covered	T33,T40,T42

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T30,T41,T52
1	0	Covered	T33,T29,T40
1	1	Covered	T33,T40,T42

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T33,T40,T42
1	0	Covered	T33,T40,T42

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T33,T40,T42
1	0	Covered	T33,T40,T42

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T1,T4,T5
1	0	Covered	T33,T30,T42

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T5,T7

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act

	Line No.	Total	Covered	Percent
Branches		8	8	100.00
TERNARY	63	3	3	100.00
TERNARY	71	3	3	100.00
IF	79	2	2	100.00

63           assign ec_rst_l_d = (combo_ec_rst_pulse ||
                                                       
64                                ec_rst_l_det_pulse) ? 1'b0 :
                                                      -1-  
                                                      ==>  
65                               (timer_expired)      ? 1'b1 : ec_rst_l_q;
                                                      -2-  
                                                      ==>  
                                                      ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T4,T5
0	1	Covered	T1,T5,T7
0	0	Covered	T1,T4,T5

71           assign timer_cnt_d = (timer_expired)       ? '0                 :
                                                        -1-  
                                                        ==>  
72                                (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
                                                        -2-  
                                                        ==>  
                                                        ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T5,T7
0	1	Covered	T1,T4,T5
0	0	Covered	T1,T5,T7

79             if (!rst_ni) begin
               -1-  
80               bat_disable_q  <= 1'b0;
                 ==>
81               ec_rst_l_det_q <= 1'b1;  // active low signal
82               rst_req_q      <= 1'b0;
83               ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
84               timer_cnt_q    <= '0;
85             end else begin
86               bat_disable_q  <= bat_disable_d;
                 ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act

	Line No.	Total	Covered	Percent
TOTAL		24	24	100.00
CONT_ASSIGN	34	1	1	100.00
CONT_ASSIGN	35	1	1	100.00
CONT_ASSIGN	36	1	1	100.00
CONT_ASSIGN	37	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	53	1	1	100.00
CONT_ASSIGN	62	1	1	100.00
CONT_ASSIGN	63	1	1	100.00
CONT_ASSIGN	70	1	1	100.00
CONT_ASSIGN	71	1	1	100.00
ALWAYS	79	11	11	100.00

33                        logic combo_bat_disable_pulse, combo_ot_pulse, combo_ec_rst_pulse;
34         1/1            assign combo_bat_disable_pulse = cfg_bat_disable_en_i & combo_det_pulse_i;
           Tests:       T32 T33 T29 
35         1/1            assign combo_ec_rst_pulse      = cfg_ec_rst_en_i & combo_det_pulse_i;
           Tests:       T33 T31 T40 
36         1/1            assign combo_ot_pulse         = cfg_rst_req_en_i & combo_det_pulse_i;
           Tests:       T32 T33 T30 
37         1/1            assign combo_intr_pulse_o      = cfg_intr_en_i & combo_det_pulse_i;
           Tests:       T32 T33 T29 
38                      
39                        //ec_rst_l_i high->low detection
40                        logic ec_rst_l_det_pulse, ec_rst_l_det_q;
41         1/1            assign ec_rst_l_det_pulse = ~ec_rst_l_i & ec_rst_l_det_q;
           Tests:       T1 T4 T5 
42                      
43                        ////////////////////////////////////
44                        // Bat / OT reset pulse latching //
45                        ////////////////////////////////////
46                      
47                        logic bat_disable_q, bat_disable_d;
48         1/1            assign bat_disable_d = bat_disable_q | combo_bat_disable_pulse;
           Tests:       T33 T40 T41 
49         1/1            assign bat_disable_o = bat_disable_q;
           Tests:       T33 T40 T41 
50                      
51                        logic rst_req_q, rst_req_d;
52         1/1            assign rst_req_d = rst_req_q | combo_ot_pulse;
           Tests:       T41 T294 T124 
53         1/1            assign rst_req_o = rst_req_q;
           Tests:       T41 T294 T124 
54                      
55                        ////////////////////
56                        // EC reset logic //
57                        ////////////////////
58                      
59                        // OT reset will also reset EC
60                        logic timer_expired;
61                        logic ec_rst_l_q, ec_rst_l_d;
62         1/1            assign ec_rst_l_o = ec_rst_l_q;
           Tests:       T1 T5 T7 
63         1/1            assign ec_rst_l_d = (combo_ec_rst_pulse ||
           Tests:       T1 T4 T5 
64                                             ec_rst_l_det_pulse) ? 1'b0 :
65                                            (timer_expired)      ? 1'b1 : ec_rst_l_q;
66                      
67                      
68                        // Reset stretching counter
69                        logic [TimerWidth-1:0] timer_cnt_d, timer_cnt_q;
70         1/1            assign timer_expired = (ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q);
           Tests:       T1 T4 T5 
71         1/1            assign timer_cnt_d = (timer_expired)       ? '0                 :
           Tests:       T1 T4 T5 
72                                             (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
73                      
74                        ///////////////
75                        // Registers //
76                        ///////////////
77                      
78                        always_ff @(posedge clk_i or negedge rst_ni) begin : p_regs
79         1/1              if (!rst_ni) begin
           Tests:       T1 T4 T5 
80         1/1                bat_disable_q  <= 1'b0;
           Tests:       T1 T4 T5 
81         1/1                ec_rst_l_det_q <= 1'b1;  // active low signal
           Tests:       T1 T4 T5 
82         1/1                rst_req_q      <= 1'b0;
           Tests:       T1 T4 T5 
83         1/1                ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
           Tests:       T1 T4 T5 
84         1/1                timer_cnt_q    <= '0;
           Tests:       T1 T4 T5 
85                          end else begin
86         1/1                bat_disable_q  <= bat_disable_d;
           Tests:       T1 T4 T5 
87         1/1                ec_rst_l_det_q <= ec_rst_l_i;
           Tests:       T1 T4 T5 
88         1/1                rst_req_q      <= rst_req_d;
           Tests:       T1 T4 T5 
89         1/1                ec_rst_l_q     <= ec_rst_l_d;
           Tests:       T1 T4 T5 
90         1/1                timer_cnt_q    <= timer_cnt_d;
           Tests:       T1 T4 T5 

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act

	Total	Covered	Percent
Conditions	41	40	97.56
Logical	41	40	97.56
Non-Logical	0	0
Event	0	0

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T42,T52,T71
1	0	Covered	T32,T33,T29
1	1	Covered	T33,T40,T41

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T33,T268,T97
1	0	Covered	T31,T40,T42
1	1	Covered	T40,T42,T41

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T33,T40,T42
1	0	Covered	T32,T30,T41
1	1	Covered	T41,T294,T124

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T41,T52,T71
1	0	Covered	T32,T33,T29
1	1	Covered	T33,T40,T42

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T33,T40,T41
1	0	Covered	T33,T40,T41

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T41,T294,T124
1	0	Covered	T41,T294,T124

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T1,T4,T5
1	0	Covered	T40,T42,T41

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T5,T7

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T5,T7

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T5,T7
1	Covered	T1,T4,T5

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act

	Line No.	Total	Covered	Percent
Branches		8	8	100.00
TERNARY	63	3	3	100.00
TERNARY	71	3	3	100.00
IF	79	2	2	100.00

63           assign ec_rst_l_d = (combo_ec_rst_pulse ||
                                                       
64                                ec_rst_l_det_pulse) ? 1'b0 :
                                                      -1-  
                                                      ==>  
65                               (timer_expired)      ? 1'b1 : ec_rst_l_q;
                                                      -2-  
                                                      ==>  
                                                      ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T4,T5
0	1	Covered	T1,T5,T7
0	0	Covered	T1,T4,T5

71           assign timer_cnt_d = (timer_expired)       ? '0                 :
                                                        -1-  
                                                        ==>  
72                                (ec_rst_l_q == 1'b0)  ? timer_cnt_q + 1'b1 : timer_cnt_q;
                                                        -2-  
                                                        ==>  
                                                        ==>  

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T5,T7
0	1	Covered	T1,T4,T5
0	0	Covered	T1,T5,T7

79             if (!rst_ni) begin
               -1-  
80               bat_disable_q  <= 1'b0;
                 ==>
81               ec_rst_l_det_q <= 1'b1;  // active low signal
82               rst_req_q      <= 1'b0;
83               ec_rst_l_q     <= 1'b0;  // asserted when power-on-reset is asserted
84               timer_cnt_q    <= '0;
85             end else begin
86               bat_disable_q  <= bat_disable_d;
                 ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5