Unified Coverage Report :: Assertions

Assertions

dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category

	ASSERT	PROPERTIES	SEQUENCES
Total	1028	0	10
Category 0	1028	0	10

Assertions by Severity

	ASSERT	PROPERTIES	SEQUENCES
Total	1028	0	10
Severity 0	1028	0	10

Summary for Assertions

	NUMBER	PERCENT
Total Number	1028	100.00
Uncovered	12	1.17
Success	1016	98.83
Failure	0	0.00
Incomplete	1	0.10
Without Attempts	0	0.00

Summary for Cover Sequences

	NUMBER	PERCENT
Total Number	10	100.00
Uncovered	0	0.00
All Matches	10	100.00
First Matches	10	100.00

Go previous page

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	1237025584	4229	4229	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	1237025584	3661	3661	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	1237025584	3503	3503	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	1237025584	11555	11555	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	1237025584	93331	93331	844

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	1237025584	651900	651900	0
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	1237025584	3123	3123	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	1237025584	7104	7104	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	1237025584	5327	5327	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	1237025584	6485	6485	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	1237025584	4229	4229	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	1237025584	3661	3661	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	1237025584	3503	3503	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	1237025584	11555	11555	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	1237025584	93331	93331	844