Design Hierarchy
dashboard | hierarchy | modlist | groups | tests | asserts

NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb 65.40 69.25 63.91 87.42 0.00 74.05 97.77
dut 65.40 69.25 63.91 87.42 0.00 74.05 97.77
gen_alert_tx[0].u_prim_alert_sender 100.00 100.00
gen_event 0.00 0.00 0.00
gen_no_stubbed_memory.u_memory_2p 0.00 0.00 0.00 0.00
i_prim_ram_2p_async_adv 0.00 0.00 0.00 0.00
u_mem 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
gen_no_stubbed_memory.u_tlul2sram 0.00 0.00 0.00 0.00
u_err 0.00 0.00 0.00 0.00
u_reqfifo 0.00 0.00 0.00 0.00
gen_normal_fifo.u_fifo_cnt 0.00 0.00 0.00
u_rsp_gen 0.00 0.00
u_rspfifo 0.00 0.00 0.00 0.00
gen_normal_fifo.u_fifo_cnt 0.00 0.00 0.00
u_sram_byte 0.00 0.00
u_sramreqfifo 0.00 0.00 0.00 0.00
gen_normal_fifo.u_fifo_cnt 0.00 0.00 0.00
u_tlul_data_integ_enc_data 0.00 0.00
u_data_gen 0.00 0.00
u_tlul_data_integ_enc_instr 0.00 0.00
u_data_gen 0.00 0.00
i_usbdev_iomux 0.00 0.00 0.00 0.00
cdc_io_to_usb 0.00 0.00 0.00
u_sync_1 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_sync_2 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
i_mux_tx_d 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
i_mux_tx_dn 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
i_mux_tx_dp 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
i_mux_tx_oe 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
i_mux_tx_se0 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
intr_av_empty 0.00 0.00 0.00 0.00
intr_av_overflow 0.00 0.00 0.00 0.00
intr_disconnected 0.00 0.00 0.00 0.00
intr_frame 0.00 0.00 0.00 0.00
intr_host_lost 0.00 0.00 0.00 0.00
intr_hw_pkt_received 0.00 0.00 0.00 0.00
intr_hw_pkt_sent 0.00 0.00 0.00 0.00
intr_link_in_err 0.00 0.00 0.00 0.00
intr_link_out_err 0.00 0.00 0.00 0.00
intr_link_reset 0.00 0.00 0.00 0.00
intr_link_resume 0.00 0.00 0.00 0.00
intr_link_suspend 0.00 0.00 0.00 0.00
intr_powered 0.00 0.00 0.00 0.00
intr_rx_bitstuff_err 0.00 0.00 0.00 0.00
intr_rx_crc_err 0.00 0.00 0.00 0.00
intr_rx_full 0.00 0.00 0.00 0.00
intr_rx_pid_err 0.00 0.00 0.00 0.00
tlul_assert_device 33.33 0.00 0.00 100.00
u_reg 92.06 98.20 92.20 84.48 98.34 87.10
subtree...
usbdev_avfifo 0.00 0.00 0.00 0.00
gen_normal_fifo.u_fifo_cnt 0.00 0.00 0.00
usbdev_csr_assert 100.00 100.00
usbdev_impl 0.00 0.00 0.00 0.00 0.00
u_usb_fs_nb_pe 0.00 0.00 0.00 0.00 0.00
u_usb_fs_nb_in_pe 0.00 0.00 0.00 0.00 0.00
u_usb_fs_nb_out_pe 0.00 0.00 0.00 0.00 0.00
u_usb_fs_rx 0.00 0.00 0.00 0.00
u_usb_fs_tx 0.00 0.00 0.00 0.00 0.00
u_oe_flop 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_usb_d_flop 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_usb_d_o_flop 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_usb_dn_o_flop 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_usb_dp_o_flop 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_usb_se0_flop 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_usb_se0_o_flop 0.00 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00 0.00
u_usb_fs_tx_mux 0.00 0.00 0.00 0.00
u_usbdev_linkstate 0.00 0.00 0.00 0.00 0.00
filter_pwr_sense 0.00 0.00 0.00 0.00
filter_se0 0.00 0.00 0.00 0.00
usbdev_rxfifo 0.00 0.00 0.00 0.00
gen_normal_fifo.u_fifo_cnt 0.00 0.00 0.00
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%