---

Detail Report for Assertions

Assertions Uncovered:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[0].MaskCheckPortA_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[0].MaskCheckPortB_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[1].MaskCheckPortA_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[1].MaskCheckPortB_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[2].MaskCheckPortA_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[2].MaskCheckPortB_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[3].MaskCheckPortA_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[3].MaskCheckPortB_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.TlOutPayloadKnown_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.rvalidHighReqFifoEmpty	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.rvalidHighWhenRspFifoFull	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.DataKnown_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.DataKnown_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.DataKnown_A	0	0	8827	0	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	8827	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_d.gen_generic.u_impl_generic.selKnown0	0	0	2	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_d.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_dn.gen_generic.u_impl_generic.selKnown0	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_dn.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_dp.gen_generic.u_impl_generic.selKnown0	0	0	2	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_dp.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_oe.gen_generic.u_impl_generic.selKnown0	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_oe.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_se0.gen_generic.u_impl_generic.selKnown0	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_se0.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.u_reg.u_wake_events_cdc.BusySrcReqChk_A	0	0	678502	0	0	0
tb.dut.u_reg.u_wake_events_cdc.SrcAckBusyChk_A	0	0	678502	0	0	0
tb.dut.u_reg.u_wake_events_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A	0	0	703992	0	0	158
tb.dut.u_reg.u_wake_events_cdc.u_arb.gen_wr_req.HwIdSelCheck_A	0	0	703992	0	0	0
tb.dut.u_reg.u_wake_events_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq	0	0	678502	0	0	0
tb.dut.u_reg.u_wake_events_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq	0	0	703992	0	0	0
tb.dut.u_reg.u_wake_events_cdc.u_src_to_dst_req.DstPulseCheck_A	0	0	703992	0	0	0
tb.dut.u_reg.u_wake_events_cdc.u_src_to_dst_req.SrcPulseCheck_M	0	0	678502	0	0	0
tb.dut.usbdev_avfifo.DataKnown_A	0	0	8827	0	0	0
tb.dut.usbdev_avfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	8827	0	0	0
tb.dut.usbdev_rxfifo.DataKnown_A	0	0	8827	0	0	0
tb.dut.usbdev_rxfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	8827	0	0	0

Assertions Success:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.AlertsKnown_A	0	0	8827	7251	0	0
tb.dut.CIODnEnKnown_A	0	0	8827	7251	0	0
tb.dut.CIODnKnown_A	0	0	8827	7251	0	0
tb.dut.CIODpEnKnown_A	0	0	8827	7251	0	0
tb.dut.CIODpKnown_A	0	0	8827	7251	0	0
tb.dut.FpvSecCmRegWeOnehotCheck_A	0	0	8827	20	0	0
tb.dut.TlOAReadyKnown_A	0	0	8827	7251	0	0
tb.dut.TlODValidKnown_A	0	0	8827	7251	0	0
tb.dut.USBAonSuspendReqKnown_A	0	0	8827	7251	0	0
tb.dut.USBAonWakeAckKnown_A	0	0	8827	7251	0	0
tb.dut.USBDnPUKnown_A	0	0	8827	7251	0	0
tb.dut.USBDpPUKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrAvEmptyKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrAvOverKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrDisConKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrFrameKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrHostLostKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrLinkInErrKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrLinkOutErrKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrLinkResKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrLinkRstKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrLinkSusKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrPktRcvdKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrPktSentKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrPwrdKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrRxBitstuffErrKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrRxCrCErrKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrRxFullKnown_A	0	0	8827	7251	0	0
tb.dut.USBIntrRxPidErrKnown_A	0	0	8827	7251	0	0
tb.dut.USBRefPulseKnown_A	0	0	8827	7251	0	0
tb.dut.USBRefValKnown_A	0	0	8827	7251	0	0
tb.dut.USBRxEnableKnown_A	0	0	8827	7251	0	0
tb.dut.USBTxDKnown_A	0	0	8827	7251	0	0
tb.dut.USBTxSe0Known_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_memory_2p.i_prim_ram_2p_async_adv.CannotHaveEccAndParity_A	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.AddrOutKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.DataIntgOptions_A	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.ReqOutKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.SramDwHasByteGranularity_A	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.SramDwIsMultipleOfTlulWidth_A	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.TlOutKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.TlOutPayloadKnown_AKnownEnable	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.WdataOutKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.WeOutKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.WmaskOutKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.adapterNoReadOrWrite	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_err.dataWidthOnly32_A	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.DepthKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.RvalidKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.WreadyKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rsp_gen.DataWidthCheck_A	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rsp_gen.PayLoadWidthCheck	0	0	2	2	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.DepthKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.RvalidKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.WreadyKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.DepthKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.RvalidKnown_A	0	0	8827	7251	0	0
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.WreadyKnown_A	0	0	8827	7251	0	0
tb.dut.intr_av_empty.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_av_overflow.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_disconnected.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_frame.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_host_lost.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_hw_pkt_received.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_hw_pkt_sent.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_link_in_err.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_link_out_err.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_link_reset.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_link_resume.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_link_suspend.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_powered.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_rx_bitstuff_err.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_rx_crc_err.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_rx_full.IntrTKind_A	0	0	2	2	0	0
tb.dut.intr_rx_pid_err.IntrTKind_A	0	0	2	2	0	0
tb.dut.tlul_assert_device.aKnown_A	0	0	678502	153222	0	0
tb.dut.tlul_assert_device.aKnown_AKnownEnable	0	0	678502	659157	0	0
tb.dut.tlul_assert_device.aReadyKnown_A	0	0	678502	659157	0	0
tb.dut.tlul_assert_device.dKnown_A	0	0	678502	176537	0	0
tb.dut.tlul_assert_device.dKnown_AKnownEnable	0	0	678502	659157	0	0
tb.dut.tlul_assert_device.dReadyKnown_A	0	0	678502	659157	0	0
tb.dut.tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A	0	0	158	158	0	0
tb.dut.tlul_assert_device.gen_device.aDataKnown_M	0	0	678547	76496	0	0
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A	0	0	678502	5320	0	0
tb.dut.tlul_assert_device.gen_device.contigMask_M	0	0	678547	73897	0	0
tb.dut.tlul_assert_device.gen_device.dDataKnown_A	0	0	678547	59119	0	0
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A	0	0	678502	5605	0	0
tb.dut.tlul_assert_device.gen_device.legalAParam_M	0	0	678547	153232	0	0
tb.dut.tlul_assert_device.gen_device.legalDParam_A	0	0	678547	176543	0	0
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M	0	0	678547	153232	0	0
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A	0	0	678547	176543	0	0
tb.dut.tlul_assert_device.gen_device.respOpcode_A	0	0	678547	176543	0	0
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A	0	0	678547	176543	0	0
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A	0	0	678502	3473	0	0
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A	0	0	678502	2992	0	0
tb.dut.tlul_assert_device.p_dbw.TlDbw_A	0	0	158	158	0	0
tb.dut.u_reg.en2addrHit	0	0	678502	64902	0	0
tb.dut.u_reg.reAfterRv	0	0	678502	64900	0	0
tb.dut.u_reg.rePulse	0	0	678502	40849	0	0
tb.dut.u_reg.u_chk.PayLoadWidthCheck	0	0	158	158	0	0
tb.dut.u_reg.u_reg_if.AllowedLatency_A	0	0	158	158	0	0
tb.dut.u_reg.u_reg_if.MatchedWidthAssert	0	0	158	158	0	0
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A	0	0	158	158	0	0
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A	0	0	158	158	0	0
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck	0	0	158	158	0	0
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A	0	0	158	158	0	0
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck	0	0	158	158	0	0
tb.dut.u_reg.u_socket.NotOverflowed_A	0	0	108801	108801	0	0
tb.dut.u_reg.u_socket.fifo_h.reqfifo.DataKnown_A	0	0	678502	153222	0	0
tb.dut.u_reg.u_socket.fifo_h.reqfifo.DepthKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.fifo_h.reqfifo.RvalidKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.fifo_h.reqfifo.WreadyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.fifo_h.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	158	158	0	0
tb.dut.u_reg.u_socket.fifo_h.rspfifo.DataKnown_A	0	0	678502	176537	0	0
tb.dut.u_reg.u_socket.fifo_h.rspfifo.DepthKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.fifo_h.rspfifo.RvalidKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.fifo_h.rspfifo.WreadyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.fifo_h.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	158	158	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.DataKnown_A	0	0	678502	36126	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.DepthKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.RvalidKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.WreadyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	158	158	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.DataKnown_A	0	0	678502	60889	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.DepthKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.RvalidKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.WreadyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	158	158	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.DataKnown_A	0	0	678502	111036	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.DepthKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.RvalidKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.WreadyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	158	158	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.DataKnown_A	0	0	678502	115648	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.DepthKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.RvalidKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.WreadyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	158	158	0	0
tb.dut.u_reg.u_socket.maxN	0	0	158	158	0	0
tb.dut.u_reg.u_wake_control_cdc.BusySrcReqChk_A	0	0	678502	3615	0	0
tb.dut.u_reg.u_wake_control_cdc.DstReqKnown_A	0	0	703992	684514	0	0
tb.dut.u_reg.u_wake_control_cdc.SrcAckBusyChk_A	0	0	678502	684	0	0
tb.dut.u_reg.u_wake_control_cdc.SrcBusyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.u_wake_control_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A	0	0	678502	684	0	0
tb.dut.u_reg.u_wake_control_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M	0	0	703992	685	0	0
tb.dut.u_reg.u_wake_control_cdc.u_src_to_dst_req.DstPulseCheck_A	0	0	703992	684	0	0
tb.dut.u_reg.u_wake_control_cdc.u_src_to_dst_req.SrcPulseCheck_M	0	0	678502	686	0	0
tb.dut.u_reg.u_wake_events_cdc.DstReqKnown_A	0	0	703992	684514	0	0
tb.dut.u_reg.u_wake_events_cdc.SrcBusyKnown_A	0	0	678502	659157	0	0
tb.dut.u_reg.wePulse	0	0	678502	24051	0	0
tb.dut.usbdev_avfifo.DepthKnown_A	0	0	8827	7251	0	0
tb.dut.usbdev_avfifo.RvalidKnown_A	0	0	8827	7251	0	0
tb.dut.usbdev_avfifo.WreadyKnown_A	0	0	8827	7251	0	0
tb.dut.usbdev_csr_assert.TlulOOBAddrErr_A	0	0	678502	11220	0	0
tb.dut.usbdev_csr_assert.ep_in_enable_rd_A	0	0	678502	930	0	0
tb.dut.usbdev_csr_assert.ep_out_enable_rd_A	0	0	678502	813	0	0
tb.dut.usbdev_csr_assert.in_iso_rd_A	0	0	678502	767	0	0
tb.dut.usbdev_csr_assert.intr_enable_rd_A	0	0	678502	1351	0	0
tb.dut.usbdev_csr_assert.out_iso_rd_A	0	0	678502	825	0	0
tb.dut.usbdev_csr_assert.phy_config_rd_A	0	0	678502	635	0	0
tb.dut.usbdev_csr_assert.phy_pins_drive_rd_A	0	0	678502	907	0	0
tb.dut.usbdev_csr_assert.rxenable_setup_rd_A	0	0	678502	954	0	0
tb.dut.usbdev_csr_assert.set_nak_out_rd_A	0	0	678502	890	0	0
tb.dut.usbdev_impl.ParamAVFifoWidthValid	0	0	2	2	0	0
tb.dut.usbdev_impl.ParamMaxPktSizeByteValid	0	0	2	2	0	0
tb.dut.usbdev_impl.ParamNBufValid	0	0	2	2	0	0
tb.dut.usbdev_impl.ParamNEndpointsValid	0	0	2	2	0	0
tb.dut.usbdev_impl.ParamRXFifoWidthValid	0	0	2	2	0	0
tb.dut.usbdev_impl.ParamSramAwValid	0	0	2	2	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.NumOutEpsEqualsNumInEps_A	0	0	2	2	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.ParamMaxPktSizeByteValid	0	0	2	2	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.ParamNumEpsOutAndInEqual	0	0	2	2	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.ParamNumInEpsValid	0	0	2	2	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.ParamNumOutEpsValid	0	0	2	2	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.InXactStateValid_A	0	0	8827	7251	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.OutXactStateValid_A	0	0	8827	7251	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.u_usb_fs_tx.OutStateValid_A	0	0	8827	7251	0	0
tb.dut.usbdev_impl.u_usb_fs_nb_pe.u_usb_fs_tx.StateValid_A	0	0	8827	7251	0	0
tb.dut.usbdev_impl.u_usbdev_linkstate.LincInacStateValid_A	0	0	8827	7251	0	0
tb.dut.usbdev_impl.u_usbdev_linkstate.LinkRstStateValid_A	0	0	8827	7251	0	0
tb.dut.usbdev_impl.u_usbdev_linkstate.LinkStateValid_A	0	0	8827	7251	0	0
tb.dut.usbdev_rxfifo.DepthKnown_A	0	0	8827	7251	0	0
tb.dut.usbdev_rxfifo.RvalidKnown_A	0	0	8827	7251	0	0
tb.dut.usbdev_rxfifo.WreadyKnown_A	0	0	8827	7251	0	0

Assertions Incomplete:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_reg.u_wake_events_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A	0	0	703992	0	0	158

Assertions Without Attempts:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.i_usbdev_iomux.i_mux_tx_d.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_dn.gen_generic.u_impl_generic.selKnown0	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_dn.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_dp.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_oe.gen_generic.u_impl_generic.selKnown0	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_oe.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_se0.gen_generic.u_impl_generic.selKnown0	0	0	0	0	0	0
tb.dut.i_usbdev_iomux.i_mux_tx_se0.gen_generic.u_impl_generic.selKnown1	0	0	0	0	0	0

---

Detail Report for Cover Sequences

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	678547	1868	1868	0
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	678547	501	501	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	678547	524	524	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	678547	339	339	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	678547	123	123	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	678547	266	266	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	678547	198	198	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	678547	4231	4231	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	678547	15345	15345	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	678547	27176	27176	138

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	678547	1868	1868	0
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	678547	501	501	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	678547	524	524	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	678547	339	339	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	678547	123	123	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	678547	266	266	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	678547	198	198	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	678547	4231	4231	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	678547	15345	15345	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	678547	27176	27176	138