Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_reg_cdc
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.86 100.00 71.43 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_reg.u_wake_events_cdc 57.45 82.35 30.77 66.67 50.00
tb.dut.u_reg.u_wake_control_cdc 97.73 100.00 90.91 100.00 100.00



Module Instance : tb.dut.u_reg.u_wake_events_cdc

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
57.45 82.35 30.77 66.67 50.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
45.74 76.56 25.00 61.40 20.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.60 99.72 98.69 100.00 100.00 u_reg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_arb 37.10 72.45 22.45 53.49 0.00
u_src_to_dst_req 58.33 100.00 33.33 100.00 0.00



Module Instance : tb.dut.u_reg.u_wake_control_cdc

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
97.73 100.00 90.91 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.13 96.08 96.43 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.60 99.72 98.69 100.00 100.00 u_reg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_arb 96.88 87.50 100.00 100.00 100.00
u_src_to_dst_req 100.00 100.00 100.00 100.00 100.00

Line Coverage for Module : prim_reg_cdc
Line No.TotalCoveredPercent
TOTAL2222100.00
CONT_ASSIGN5411100.00
ALWAYS6066100.00
CONT_ASSIGN7411100.00
CONT_ASSIGN9811100.00
ALWAYS10499100.00
CONT_ASSIGN13911100.00
CONT_ASSIGN14411100.00
CONT_ASSIGN14511100.00
CONT_ASSIGN18711100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
54 1 1
60 1 1
61 1 1
62 1 1
63 1 1
64 1 1
65 1 1
MISSING_ELSE
74 1 1
98 1 1
104 1 1
105 1 1
106 1 1
107 1 1
112 1 1
113 1 1
114 1 1
123 1 1
124 1 1
MISSING_ELSE
139 1 1
144 1 1
145 1 1
187 1 1


Cond Coverage for Module : prim_reg_cdc
TotalCoveredPercent
Conditions141071.43
Logical141071.43
Non-Logical00
Event00

 LINE       54
 EXPRESSION (src_we_i | src_re_i)
             ----1---   ----2---
-1--2-StatusTests
00CoveredT1,T2,T3
01Unreachable
10CoveredT21,T24,T15

 LINE       98
 EXPRESSION (src_busy_q & ((!src_ack)))
             -----1----   ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT21,T24,T15
11CoveredT21,T24,T15

 LINE       114
 EXPRESSION ((src_busy_q && src_ack) || (src_update && ((!busy))))
             -----------1-----------    ------------2------------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT21,T24,T15

 LINE       114
 SUB-EXPRESSION (src_busy_q && src_ack)
                 -----1----    ---2---
-1--2-StatusTests
01Not Covered
10CoveredT21,T24,T15
11CoveredT21,T24,T15

 LINE       114
 SUB-EXPRESSION (src_update && ((!busy)))
                 -----1----    ----2----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11Not Covered

Branch Coverage for Module : prim_reg_cdc
Line No.TotalCoveredPercent
Branches 8 8 100.00
IF 60 4 4 100.00
IF 104 4 4 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 60 if ((!rst_src_ni)) -2-: 62 if (src_req) -3-: 64 if (src_ack)

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T21,T24,T15
0 0 1 Covered T21,T24,T15
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 104 if ((!rst_src_ni)) -2-: 107 if (src_req) -3-: 114 if (((src_busy_q && src_ack) || (src_update && (!busy))))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T21,T24,T15
0 0 1 Covered T21,T24,T15
0 0 0 Covered T1,T2,T3


Assert Coverage for Module : prim_reg_cdc
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
BusySrcReqChk_A 102683424 4961 0 0
DstReqKnown_A 31234848 31118022 0 0
SrcAckBusyChk_A 102683424 448 0 0
SrcBusyKnown_A 102683424 102563422 0 0


BusySrcReqChk_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 102683424 4961 0 0
T15 11449 134 0 0
T21 5919 79 0 0
T22 2621 16 0 0
T24 5654 17 0 0
T45 1892 44 0 0
T46 3140 85 0 0
T47 2870 24 0 0
T48 3827 52 0 0
T49 0 12 0 0
T50 0 8 0 0
T51 880 0 0 0
T52 2639 0 0 0

DstReqKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 31234848 31118022 0 0
T1 284608 284160 0 0
T2 251156 250688 0 0
T3 301364 300834 0 0
T4 334870 334480 0 0
T5 385074 384638 0 0
T6 385142 384692 0 0
T7 301336 300862 0 0
T8 368292 367732 0 0
T9 334900 334486 0 0
T10 368218 367820 0 0

SrcAckBusyChk_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 102683424 448 0 0
T15 11449 20 0 0
T21 5919 10 0 0
T22 2621 2 0 0
T24 5654 2 0 0
T45 1892 7 0 0
T46 3140 11 0 0
T47 2870 1 0 0
T48 3827 8 0 0
T49 0 1 0 0
T50 0 1 0 0
T51 880 0 0 0
T52 2639 0 0 0

SrcBusyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 102683424 102563422 0 0
T1 803626 803090 0 0
T2 803730 803308 0 0
T3 803662 803224 0 0
T4 803710 803138 0 0
T5 803642 803140 0 0
T6 803784 803324 0 0
T7 803590 803126 0 0
T8 803568 803108 0 0
T9 803780 803292 0 0
T10 803412 803040 0 0

Line Coverage for Instance : tb.dut.u_reg.u_wake_events_cdc
Line No.TotalCoveredPercent
TOTAL171482.35
CONT_ASSIGN5400
ALWAYS605480.00
CONT_ASSIGN7411100.00
CONT_ASSIGN9811100.00
ALWAYS1047571.43
CONT_ASSIGN13900
CONT_ASSIGN14411100.00
CONT_ASSIGN14511100.00
CONT_ASSIGN18711100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
54 unreachable
60 1 1
61 1 1
62 1 1
63 unreachable
64 1 1
65 0 1
MISSING_ELSE
74 1 1
98 1 1
104 1 1
105 1 1
106 1 1
107 1 1
112 unreachable
113 unreachable
114 1 1
123 0 1
124 0 1
MISSING_ELSE
139 unreachable
144 1 1
145 1 1
187 1 1


Cond Coverage for Instance : tb.dut.u_reg.u_wake_events_cdc
TotalCoveredPercent
Conditions13430.77
Logical13430.77
Non-Logical00
Event00

 LINE       54
 EXPRESSION (src_we_i | src_re_i)
             ----1---   ----2---
-1--2-StatusTests
00CoveredT1,T2,T3
01Unreachable
10Unreachable

 LINE       98
 EXPRESSION (src_busy_q & ((!src_ack)))
             -----1----   ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11Not Covered

 LINE       114
 EXPRESSION ((src_busy_q && src_ack) || (src_update && ((!busy))))
             -----------1-----------    ------------2------------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10Not Covered

 LINE       114
 SUB-EXPRESSION (src_busy_q && src_ack)
                 -----1----    ---2---
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       114
 SUB-EXPRESSION (src_update && ((!busy)))
                 -----1----    ----2----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11Not Covered

Branch Coverage for Instance : tb.dut.u_reg.u_wake_events_cdc
Line No.TotalCoveredPercent
Branches 6 4 66.67
IF 60 3 2 66.67
IF 104 3 2 66.67

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 60 if ((!rst_src_ni)) -2-: 62 if (src_req) -3-: 64 if (src_ack)

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Unreachable
0 0 1 Not Covered
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 104 if ((!rst_src_ni)) -2-: 107 if (src_req) -3-: 114 if (((src_busy_q && src_ack) || (src_update && (!busy))))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Unreachable
0 0 1 Not Covered
0 0 0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_reg.u_wake_events_cdc
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 2 50.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 2 50.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
BusySrcReqChk_A 51341712 0 0 0
DstReqKnown_A 15617424 15559011 0 0
SrcAckBusyChk_A 51341712 0 0 0
SrcBusyKnown_A 51341712 51281711 0 0


BusySrcReqChk_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 51341712 0 0 0

DstReqKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 15617424 15559011 0 0
T1 142304 142080 0 0
T2 125578 125344 0 0
T3 150682 150417 0 0
T4 167435 167240 0 0
T5 192537 192319 0 0
T6 192571 192346 0 0
T7 150668 150431 0 0
T8 184146 183866 0 0
T9 167450 167243 0 0
T10 184109 183910 0 0

SrcAckBusyChk_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 51341712 0 0 0

SrcBusyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 51341712 51281711 0 0
T1 401813 401545 0 0
T2 401865 401654 0 0
T3 401831 401612 0 0
T4 401855 401569 0 0
T5 401821 401570 0 0
T6 401892 401662 0 0
T7 401795 401563 0 0
T8 401784 401554 0 0
T9 401890 401646 0 0
T10 401706 401520 0 0

Line Coverage for Instance : tb.dut.u_reg.u_wake_control_cdc
Line No.TotalCoveredPercent
TOTAL2222100.00
CONT_ASSIGN5411100.00
ALWAYS6066100.00
CONT_ASSIGN7411100.00
CONT_ASSIGN9811100.00
ALWAYS10499100.00
CONT_ASSIGN13911100.00
CONT_ASSIGN14411100.00
CONT_ASSIGN14511100.00
CONT_ASSIGN18711100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
54 1 1
60 1 1
61 1 1
62 1 1
63 1 1
64 1 1
65 1 1
MISSING_ELSE
74 1 1
98 1 1
104 1 1
105 1 1
106 1 1
107 1 1
112 1 1
113 1 1
114 1 1
123 1 1
124 1 1
MISSING_ELSE
139 1 1
144 1 1
145 1 1
187 1 1


Cond Coverage for Instance : tb.dut.u_reg.u_wake_control_cdc
TotalCoveredPercent
Conditions111090.91
Logical111090.91
Non-Logical00
Event00

 LINE       54
 EXPRESSION (src_we_i | src_re_i)
             ----1---   ----2---
-1--2-StatusTests
00CoveredT1,T2,T3
01Unreachable
10CoveredT21,T24,T15

 LINE       98
 EXPRESSION (src_busy_q & ((!src_ack)))
             -----1----   ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT21,T24,T15
11CoveredT21,T24,T15

 LINE       114
 EXPRESSION ((src_busy_q && src_ack) || (src_update && ((!busy))))
             -----------1-----------    ------------2------------
-1--2-StatusTests
00CoveredT1,T2,T3
01Unreachable
10CoveredT21,T24,T15

 LINE       114
 SUB-EXPRESSION (src_busy_q && src_ack)
                 -----1----    ---2---
-1--2-StatusTests
01Not Covered
10CoveredT21,T24,T15
11CoveredT21,T24,T15

 LINE       114
 SUB-EXPRESSION (src_update && ((!busy)))
                 -----1----    ----2----
-1--2-StatusTests
01CoveredT1,T2,T3
10Unreachable
11Unreachable

Branch Coverage for Instance : tb.dut.u_reg.u_wake_control_cdc
Line No.TotalCoveredPercent
Branches 8 8 100.00
IF 60 4 4 100.00
IF 104 4 4 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 60 if ((!rst_src_ni)) -2-: 62 if (src_req) -3-: 64 if (src_ack)

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T21,T24,T15
0 0 1 Covered T21,T24,T15
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 104 if ((!rst_src_ni)) -2-: 107 if (src_req) -3-: 114 if (((src_busy_q && src_ack) || (src_update && (!busy))))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T21,T24,T15
0 0 1 Covered T21,T24,T15
0 0 0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_reg.u_wake_control_cdc
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
BusySrcReqChk_A 51341712 4961 0 0
DstReqKnown_A 15617424 15559011 0 0
SrcAckBusyChk_A 51341712 448 0 0
SrcBusyKnown_A 51341712 51281711 0 0


BusySrcReqChk_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 51341712 4961 0 0
T15 11449 134 0 0
T21 5919 79 0 0
T22 2621 16 0 0
T24 5654 17 0 0
T45 1892 44 0 0
T46 3140 85 0 0
T47 2870 24 0 0
T48 3827 52 0 0
T49 0 12 0 0
T50 0 8 0 0
T51 880 0 0 0
T52 2639 0 0 0

DstReqKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 15617424 15559011 0 0
T1 142304 142080 0 0
T2 125578 125344 0 0
T3 150682 150417 0 0
T4 167435 167240 0 0
T5 192537 192319 0 0
T6 192571 192346 0 0
T7 150668 150431 0 0
T8 184146 183866 0 0
T9 167450 167243 0 0
T10 184109 183910 0 0

SrcAckBusyChk_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 51341712 448 0 0
T15 11449 20 0 0
T21 5919 10 0 0
T22 2621 2 0 0
T24 5654 2 0 0
T45 1892 7 0 0
T46 3140 11 0 0
T47 2870 1 0 0
T48 3827 8 0 0
T49 0 1 0 0
T50 0 1 0 0
T51 880 0 0 0
T52 2639 0 0 0

SrcBusyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 51341712 51281711 0 0
T1 401813 401545 0 0
T2 401865 401654 0 0
T3 401831 401612 0 0
T4 401855 401569 0 0
T5 401821 401570 0 0
T6 401892 401662 0 0
T7 401795 401563 0 0
T8 401784 401554 0 0
T9 401890 401646 0 0
T10 401706 401520 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%