Unified Coverage Report :: Module :: prim_filter

Module : prim_filter

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00			0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.usbdev_impl.u_usbdev_linkstate.filter_se0	0.00	0.00	0.00			0.00
tb.dut.usbdev_impl.u_usbdev_linkstate.filter_pwr_sense	0.00	0.00	0.00			0.00

---

Module Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_se0

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00			0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00			0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
0.00	0.00	0.00		0.00	0.00		u_usbdev_linkstate

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_pwr_sense

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00			0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00			0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
0.00	0.00	0.00		0.00	0.00		u_usbdev_linkstate

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_filter

	Line No.	Total	Covered	Percent
TOTAL		12	0	0.00
CONT_ASSIGN	44	1	0	0.00
ALWAYS	48	4	0	0.00
CONT_ASSIGN	55	1	0	0.00
CONT_ASSIGN	56	1	0	0.00
ALWAYS	59	3	0	0.00
CONT_ASSIGN	66	1	0	0.00
CONT_ASSIGN	70	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	0	1
48	0	1
49	0	1
50	0	1
51	0	1
			==> MISSING_ELSE
55	0	1
56	0	1
59	0	1
60	0	1
62	0	1
66	0	1
70	0	1

---

Cond Coverage for Module : prim_filter

	Total	Covered	Percent
Conditions	8	0	0.00
Logical	8	0	0.00
Non-Logical	0	0
Event	0	0

 LINE       66
 EXPRESSION ((stored_vector_d == {Cycles {1'b0}}) | (stored_vector_d == {Cycles {1'b1}}))
             ------------------1-----------------   ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Not Covered
0	1	Not Covered
1	0	Not Covered

 LINE       66
 SUB-EXPRESSION (stored_vector_d == {Cycles {1'b0}})
                ------------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       66
 SUB-EXPRESSION (stored_vector_d == {Cycles {1'b1}})
                ------------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       70
 EXPRESSION (enable_i ? stored_value_q : filter_synced)
             ----1---

-1-	Status	Tests
0	Unreachable
1	Not Covered

---

Branch Coverage for Module : prim_filter

	Line No.	Total	Covered	Percent
Branches		6	0	0.00
TERNARY	70	1	0	0.00
IF	48	3	0	0.00
IF	59	2	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	70	(enable_i) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Unreachable

	LineNo.	Expression
-1-:	48	if ((!rst_ni))
-2-:	50	if (update_stored_value)

Branches:

-1-	-2-	Status	Tests
1	-	Not Covered
0	1	Not Covered
0	0	Not Covered

	LineNo.	Expression
-1-:	59	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

Line Coverage for Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_se0

	Line No.	Total	Covered	Percent
TOTAL		12	0	0.00
CONT_ASSIGN	44	1	0	0.00
ALWAYS	48	4	0	0.00
CONT_ASSIGN	55	1	0	0.00
CONT_ASSIGN	56	1	0	0.00
ALWAYS	59	3	0	0.00
CONT_ASSIGN	66	1	0	0.00
CONT_ASSIGN	70	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	0	1
48	0	1
49	0	1
50	0	1
51	0	1
			==> MISSING_ELSE
55	0	1
56	0	1
59	0	1
60	0	1
62	0	1
66	0	1
70	0	1

---

Cond Coverage for Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_se0

	Total	Covered	Percent
Conditions	8	0	0.00
Logical	8	0	0.00
Non-Logical	0	0
Event	0	0

 LINE       66
 EXPRESSION ((stored_vector_d == {Cycles {1'b0}}) | (stored_vector_d == {Cycles {1'b1}}))
             ------------------1-----------------   ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Not Covered
0	1	Not Covered
1	0	Not Covered

 LINE       66
 SUB-EXPRESSION (stored_vector_d == {Cycles {1'b0}})
                ------------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       66
 SUB-EXPRESSION (stored_vector_d == {Cycles {1'b1}})
                ------------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       70
 EXPRESSION (enable_i ? stored_value_q : filter_synced)
             ----1---

-1-	Status	Tests
0	Unreachable
1	Not Covered

---

Branch Coverage for Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_se0

	Line No.	Total	Covered	Percent
Branches		6	0	0.00
TERNARY	70	1	0	0.00
IF	48	3	0	0.00
IF	59	2	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	70	(enable_i) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Unreachable

	LineNo.	Expression
-1-:	48	if ((!rst_ni))
-2-:	50	if (update_stored_value)

Branches:

-1-	-2-	Status	Tests
1	-	Not Covered
0	1	Not Covered
0	0	Not Covered

	LineNo.	Expression
-1-:	59	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

Line Coverage for Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_pwr_sense

	Line No.	Total	Covered	Percent
TOTAL		12	0	0.00
CONT_ASSIGN	44	1	0	0.00
ALWAYS	48	4	0	0.00
CONT_ASSIGN	55	1	0	0.00
CONT_ASSIGN	56	1	0	0.00
ALWAYS	59	3	0	0.00
CONT_ASSIGN	66	1	0	0.00
CONT_ASSIGN	70	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	0	1
48	0	1
49	0	1
50	0	1
51	0	1
			==> MISSING_ELSE
55	0	1
56	0	1
59	0	1
60	0	1
62	0	1
66	0	1
70	0	1

---

Cond Coverage for Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_pwr_sense

	Total	Covered	Percent
Conditions	8	0	0.00
Logical	8	0	0.00
Non-Logical	0	0
Event	0	0

 LINE       66
 EXPRESSION ((stored_vector_d == {Cycles {1'b0}}) | (stored_vector_d == {Cycles {1'b1}}))
             ------------------1-----------------   ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Not Covered
0	1	Not Covered
1	0	Not Covered

 LINE       66
 SUB-EXPRESSION (stored_vector_d == {Cycles {1'b0}})
                ------------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       66
 SUB-EXPRESSION (stored_vector_d == {Cycles {1'b1}})
                ------------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       70
 EXPRESSION (enable_i ? stored_value_q : filter_synced)
             ----1---

-1-	Status	Tests
0	Unreachable
1	Not Covered

---

Branch Coverage for Instance : tb.dut.usbdev_impl.u_usbdev_linkstate.filter_pwr_sense

	Line No.	Total	Covered	Percent
Branches		6	0	0.00
TERNARY	70	1	0	0.00
IF	48	3	0	0.00
IF	59	2	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	70	(enable_i) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Unreachable

	LineNo.	Expression
-1-:	48	if ((!rst_ni))
-2-:	50	if (update_stored_value)

Branches:

-1-	-2-	Status	Tests
1	-	Not Covered
0	1	Not Covered
0	0	Not Covered

	LineNo.	Expression
-1-:	59	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered