Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.82 98.16 96.01 97.44 96.61 98.38 98.17 92.94


Total test records in report: 3724
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html | tests63.html | tests64.html | tests65.html | tests66.html | tests67.html | tests68.html | tests69.html | tests70.html | tests71.html | tests72.html | tests73.html | tests74.html | tests75.html | tests76.html | tests77.html | tests78.html | tests79.html

T1732 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_aon_wake_reset.3665243538 Aug 25 09:33:12 AM UTC 24 Aug 25 09:33:52 AM UTC 24 16096326172 ps
T1733 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/22.usbdev_max_non_iso_usb_traffic.1559432819 Aug 25 09:33:01 AM UTC 24 Aug 25 09:33:52 AM UTC 24 3540435802 ps
T1734 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_out_stall.1908707051 Aug 25 09:33:50 AM UTC 24 Aug 25 09:33:52 AM UTC 24 204833584 ps
T1735 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_out_trans_nak.198690277 Aug 25 09:33:50 AM UTC 24 Aug 25 09:33:52 AM UTC 24 192788297 ps
T1736 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_pending_in_trans.2517279102 Aug 25 09:33:50 AM UTC 24 Aug 25 09:33:52 AM UTC 24 219391032 ps
T1737 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_phy_config_usb_ref_disable.171731495 Aug 25 09:33:50 AM UTC 24 Aug 25 09:33:53 AM UTC 24 135859483 ps
T1738 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_phy_config_pinflip.175115114 Aug 25 09:33:50 AM UTC 24 Aug 25 09:33:53 AM UTC 24 232951561 ps
T1739 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_invalid_sync.2780354599 Aug 25 09:33:17 AM UTC 24 Aug 25 09:33:54 AM UTC 24 3556024866 ps
T1740 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_phy_pins_sense.525441223 Aug 25 09:33:52 AM UTC 24 Aug 25 09:33:54 AM UTC 24 45183253 ps
T1741 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_random_length_in_transaction.2604503065 Aug 25 09:33:52 AM UTC 24 Aug 25 09:33:54 AM UTC 24 204455593 ps
T1742 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_pkt_received.1531994377 Aug 25 09:33:52 AM UTC 24 Aug 25 09:33:54 AM UTC 24 175313751 ps
T1743 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_pkt_sent.1039552684 Aug 25 09:33:52 AM UTC 24 Aug 25 09:33:55 AM UTC 24 235110385 ps
T1744 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/21.usbdev_invalid_sync.3986872457 Aug 25 09:32:28 AM UTC 24 Aug 25 09:33:56 AM UTC 24 2447591886 ps
T1745 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_random_length_out_transaction.1195417561 Aug 25 09:33:53 AM UTC 24 Aug 25 09:33:56 AM UTC 24 180665433 ps
T1746 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_rx_crc_err.2360603555 Aug 25 09:33:53 AM UTC 24 Aug 25 09:33:56 AM UTC 24 179822001 ps
T1747 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_setup_stage.2717970922 Aug 25 09:33:54 AM UTC 24 Aug 25 09:33:56 AM UTC 24 169109673 ps
T1748 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_setup_trans_ignored.276422849 Aug 25 09:33:54 AM UTC 24 Aug 25 09:33:56 AM UTC 24 188812254 ps
T1749 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_smoke.2138899589 Aug 25 09:33:54 AM UTC 24 Aug 25 09:33:57 AM UTC 24 253594794 ps
T1750 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/22.usbdev_pkt_buffer.1237325717 Aug 25 09:33:06 AM UTC 24 Aug 25 09:33:57 AM UTC 24 10668866849 ps
T1751 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_rx_full.4168450309 Aug 25 09:33:53 AM UTC 24 Aug 25 09:33:57 AM UTC 24 392501147 ps
T1752 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_low_speed_traffic.2820017286 Aug 25 09:33:22 AM UTC 24 Aug 25 09:33:58 AM UTC 24 2455692920 ps
T1753 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_stall_trans.2091146575 Aug 25 09:33:55 AM UTC 24 Aug 25 09:33:58 AM UTC 24 166592558 ps
T1754 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_stall_priority_over_nak.2451156685 Aug 25 09:33:55 AM UTC 24 Aug 25 09:33:58 AM UTC 24 199407451 ps
T1755 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_link_suspend.1766102009 Aug 25 09:33:45 AM UTC 24 Aug 25 09:34:15 AM UTC 24 8969643406 ps
T1756 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_alert_test.829022068 Aug 25 09:33:57 AM UTC 24 Aug 25 09:33:59 AM UTC 24 33987910 ps
T1757 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_tx_rx_disruption.2615297837 Aug 25 09:33:55 AM UTC 24 Aug 25 09:34:00 AM UTC 24 599440971 ps
T1758 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_max_non_iso_usb_traffic.4124090787 Aug 25 09:33:23 AM UTC 24 Aug 25 09:34:00 AM UTC 24 3181485176 ps
T1759 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_bitstuff_err.1615212002 Aug 25 09:33:59 AM UTC 24 Aug 25 09:34:01 AM UTC 24 150574839 ps
T1760 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_stream_len_max.3618304034 Aug 25 09:33:55 AM UTC 24 Aug 25 09:34:01 AM UTC 24 906426110 ps
T1761 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_av_buffer.2937314507 Aug 25 09:33:58 AM UTC 24 Aug 25 09:34:01 AM UTC 24 201228016 ps
T1762 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_data_toggle_clear.2469437994 Aug 25 09:33:59 AM UTC 24 Aug 25 09:34:01 AM UTC 24 271212399 ps
T1763 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/22.usbdev_aon_wake_resume.2941184678 Aug 25 09:32:51 AM UTC 24 Aug 25 09:34:02 AM UTC 24 28560342149 ps
T1764 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/20.usbdev_max_non_iso_usb_traffic.1788786619 Aug 25 09:32:07 AM UTC 24 Aug 25 09:34:02 AM UTC 24 3165856007 ps
T1765 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_aon_wake_disconnect.3609876719 Aug 25 09:33:36 AM UTC 24 Aug 25 09:34:03 AM UTC 24 10882507126 ps
T1766 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_enable.4008556271 Aug 25 09:34:01 AM UTC 24 Aug 25 09:34:04 AM UTC 24 37552075 ps
T1767 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_disconnected.1097743712 Aug 25 09:34:01 AM UTC 24 Aug 25 09:34:04 AM UTC 24 151640922 ps
T1768 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_data_toggle_restore.1032016152 Aug 25 09:33:59 AM UTC 24 Aug 25 09:34:04 AM UTC 24 885211415 ps
T1769 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_disable_endpoint.1516499661 Aug 25 09:34:00 AM UTC 24 Aug 25 09:34:05 AM UTC 24 963082311 ps
T400 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_endpoint_types.4045964535 Aug 25 09:34:03 AM UTC 24 Aug 25 09:34:06 AM UTC 24 313946118 ps
T1770 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_pkt_sent.1238559244 Aug 25 09:34:12 AM UTC 24 Aug 25 09:34:15 AM UTC 24 222891342 ps
T1771 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_device_timeout.414524464 Aug 25 09:33:14 AM UTC 24 Aug 25 09:34:06 AM UTC 24 6334723405 ps
T1772 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_in_stall.3850691965 Aug 25 09:34:04 AM UTC 24 Aug 25 09:34:06 AM UTC 24 138652499 ps
T1773 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_fifo_rst.3876927348 Aug 25 09:34:03 AM UTC 24 Aug 25 09:34:06 AM UTC 24 179904163 ps
T1774 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_in_iso.1098140472 Aug 25 09:34:04 AM UTC 24 Aug 25 09:34:07 AM UTC 24 206670083 ps
T1775 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_in_trans.2592794193 Aug 25 09:34:04 AM UTC 24 Aug 25 09:34:07 AM UTC 24 246352860 ps
T1776 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_endpoint_access.2541315796 Aug 25 09:34:01 AM UTC 24 Aug 25 09:34:07 AM UTC 24 815578349 ps
T1777 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_link_in_err.3256304175 Aug 25 09:34:05 AM UTC 24 Aug 25 09:34:08 AM UTC 24 239918797 ps
T1778 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_max_length_in_transaction.2933755240 Aug 25 09:34:07 AM UTC 24 Aug 25 09:34:09 AM UTC 24 265349071 ps
T1779 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_max_length_out_transaction.4243023872 Aug 25 09:34:07 AM UTC 24 Aug 25 09:34:10 AM UTC 24 226663483 ps
T1780 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_device_timeout.2483914448 Aug 25 09:33:59 AM UTC 24 Aug 25 09:34:10 AM UTC 24 421468283 ps
T1781 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_timeout_missing_host_handshake.230394360 Aug 25 09:33:39 AM UTC 24 Aug 25 09:34:10 AM UTC 24 2980950407 ps
T1782 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/22.usbdev_streaming_out.2549127084 Aug 25 09:33:09 AM UTC 24 Aug 25 09:34:11 AM UTC 24 1941154928 ps
T1783 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/22.usbdev_device_timeout.594484519 Aug 25 09:32:54 AM UTC 24 Aug 25 09:34:11 AM UTC 24 6126462611 ps
T1784 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_min_length_out_transaction.3751881386 Aug 25 09:34:08 AM UTC 24 Aug 25 09:34:11 AM UTC 24 139946801 ps
T1785 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_min_length_in_transaction.1601498582 Aug 25 09:34:08 AM UTC 24 Aug 25 09:34:11 AM UTC 24 185458385 ps
T1786 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_nak_trans.3992212261 Aug 25 09:34:08 AM UTC 24 Aug 25 09:34:11 AM UTC 24 253652066 ps
T1787 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_out_iso.2862906244 Aug 25 09:34:09 AM UTC 24 Aug 25 09:34:12 AM UTC 24 185915817 ps
T1788 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_out_trans_nak.3350006985 Aug 25 09:34:11 AM UTC 24 Aug 25 09:34:13 AM UTC 24 151396941 ps
T1789 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_pending_in_trans.2769306724 Aug 25 09:34:11 AM UTC 24 Aug 25 09:34:13 AM UTC 24 154671522 ps
T1790 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_link_resume.1757122050 Aug 25 09:33:44 AM UTC 24 Aug 25 09:34:13 AM UTC 24 7647406134 ps
T1791 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_out_stall.3960883527 Aug 25 09:34:11 AM UTC 24 Aug 25 09:34:13 AM UTC 24 186257544 ps
T1792 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/19.usbdev_streaming_out.1452462154 Aug 25 09:31:55 AM UTC 24 Aug 25 09:34:14 AM UTC 24 3822959984 ps
T1793 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/21.usbdev_spurious_pids_ignored.208546793 Aug 25 09:32:47 AM UTC 24 Aug 25 09:34:14 AM UTC 24 2425536420 ps
T1794 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_phy_pins_sense.3398595398 Aug 25 09:34:12 AM UTC 24 Aug 25 09:34:15 AM UTC 24 37813427 ps
T1795 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_phy_config_usb_ref_disable.2936234081 Aug 25 09:34:12 AM UTC 24 Aug 25 09:34:15 AM UTC 24 144479404 ps
T1796 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_min_inter_pkt_delay.2765203843 Aug 25 09:33:47 AM UTC 24 Aug 25 09:34:15 AM UTC 24 2176716483 ps
T1797 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_pkt_received.1606794949 Aug 25 09:34:12 AM UTC 24 Aug 25 09:34:15 AM UTC 24 186191774 ps
T1798 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_phy_config_pinflip.2002825243 Aug 25 09:34:12 AM UTC 24 Aug 25 09:34:15 AM UTC 24 262611284 ps
T1799 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_rx_crc_err.751151208 Aug 25 09:34:14 AM UTC 24 Aug 25 09:34:16 AM UTC 24 134226858 ps
T1800 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_random_length_in_transaction.2472863149 Aug 25 09:34:14 AM UTC 24 Aug 25 09:34:17 AM UTC 24 194555800 ps
T1801 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_random_length_out_transaction.3792127251 Aug 25 09:34:14 AM UTC 24 Aug 25 09:34:17 AM UTC 24 208752280 ps
T1802 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_link_resume.3868102041 Aug 25 09:33:20 AM UTC 24 Aug 25 09:34:17 AM UTC 24 26555543483 ps
T1803 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_aon_wake_disconnect.2400052584 Aug 25 09:33:57 AM UTC 24 Aug 25 09:34:18 AM UTC 24 6969240829 ps
T1804 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_setup_stage.1685106363 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:18 AM UTC 24 173105973 ps
T1805 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_setup_trans_ignored.2002198527 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:18 AM UTC 24 164043778 ps
T1806 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_smoke.1726776887 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:18 AM UTC 24 207188723 ps
T1807 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_stall_trans.4286467689 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:18 AM UTC 24 200948916 ps
T1808 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_stall_priority_over_nak.787054251 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:18 AM UTC 24 147394688 ps
T1809 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_invalid_sync.2481849078 Aug 25 09:33:41 AM UTC 24 Aug 25 09:34:19 AM UTC 24 2939913959 ps
T288 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_rx_full.2153508745 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:19 AM UTC 24 355620408 ps
T1810 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/18.usbdev_streaming_out.3394738129 Aug 25 09:31:28 AM UTC 24 Aug 25 09:34:19 AM UTC 24 4308612235 ps
T1811 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_alert_test.1708932601 Aug 25 09:34:18 AM UTC 24 Aug 25 09:34:20 AM UTC 24 44496984 ps
T1812 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_stream_len_max.1592499676 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:21 AM UTC 24 737725334 ps
T1813 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/21.usbdev_iso_retraction.4269123615 Aug 25 09:32:30 AM UTC 24 Aug 25 09:34:21 AM UTC 24 11359653151 ps
T1814 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_bitstuff_err.4149317436 Aug 25 09:34:19 AM UTC 24 Aug 25 09:34:22 AM UTC 24 177361521 ps
T1815 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_tx_rx_disruption.3532917802 Aug 25 09:34:17 AM UTC 24 Aug 25 09:34:22 AM UTC 24 595556014 ps
T1816 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_av_buffer.2123848912 Aug 25 09:34:19 AM UTC 24 Aug 25 09:34:22 AM UTC 24 150011533 ps
T1817 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_link_suspend.658083442 Aug 25 09:34:06 AM UTC 24 Aug 25 09:34:22 AM UTC 24 5828720001 ps
T1818 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_data_toggle_restore.3926298798 Aug 25 09:34:19 AM UTC 24 Aug 25 09:34:23 AM UTC 24 551782342 ps
T1819 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_enable.3894829137 Aug 25 09:34:21 AM UTC 24 Aug 25 09:34:23 AM UTC 24 32383512 ps
T1820 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_data_toggle_clear.623898566 Aug 25 09:34:19 AM UTC 24 Aug 25 09:34:23 AM UTC 24 526352618 ps
T1821 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_disconnected.3228847675 Aug 25 09:34:21 AM UTC 24 Aug 25 09:34:24 AM UTC 24 213579106 ps
T1822 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/22.usbdev_iso_retraction.1104682374 Aug 25 09:32:59 AM UTC 24 Aug 25 09:34:41 AM UTC 24 8804138395 ps
T1823 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_max_inter_pkt_delay.1603347050 Aug 25 09:33:45 AM UTC 24 Aug 25 09:34:25 AM UTC 24 2921256835 ps
T1824 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_disable_endpoint.1454260505 Aug 25 09:34:21 AM UTC 24 Aug 25 09:34:25 AM UTC 24 501414357 ps
T1825 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_aon_wake_reset.3898916597 Aug 25 09:33:36 AM UTC 24 Aug 25 09:34:25 AM UTC 24 21416540359 ps
T1826 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_in_stall.3561680527 Aug 25 09:34:23 AM UTC 24 Aug 25 09:34:25 AM UTC 24 143438656 ps
T1827 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_in_iso.1070281845 Aug 25 09:34:23 AM UTC 24 Aug 25 09:34:25 AM UTC 24 231672655 ps
T380 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_endpoint_types.1789546185 Aug 25 09:34:23 AM UTC 24 Aug 25 09:34:26 AM UTC 24 477007547 ps
T1828 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_aon_wake_resume.593033881 Aug 25 09:33:14 AM UTC 24 Aug 25 09:34:27 AM UTC 24 29030798481 ps
T1829 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_fifo_rst.3159371052 Aug 25 09:34:23 AM UTC 24 Aug 25 09:34:27 AM UTC 24 281290991 ps
T1830 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_link_in_err.4242800170 Aug 25 09:34:24 AM UTC 24 Aug 25 09:34:27 AM UTC 24 231833000 ps
T1831 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_in_trans.3293692769 Aug 25 09:34:24 AM UTC 24 Aug 25 09:34:27 AM UTC 24 255863026 ps
T1832 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_endpoint_access.831246486 Aug 25 09:34:21 AM UTC 24 Aug 25 09:34:27 AM UTC 24 909964940 ps
T1833 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_aon_wake_disconnect.497343304 Aug 25 09:34:38 AM UTC 24 Aug 25 09:35:13 AM UTC 24 11766236662 ps
T1834 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_max_non_iso_usb_traffic.2976194653 Aug 25 09:33:47 AM UTC 24 Aug 25 09:34:28 AM UTC 24 2823380156 ps
T1835 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_max_length_out_transaction.186513218 Aug 25 09:34:26 AM UTC 24 Aug 25 09:34:29 AM UTC 24 204514388 ps
T1836 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_max_length_in_transaction.4119290956 Aug 25 09:34:26 AM UTC 24 Aug 25 09:34:29 AM UTC 24 275654412 ps
T1837 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_aon_wake_reset.737985807 Aug 25 09:33:57 AM UTC 24 Aug 25 09:34:30 AM UTC 24 14243301641 ps
T1838 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_min_length_out_transaction.3632056931 Aug 25 09:34:28 AM UTC 24 Aug 25 09:34:30 AM UTC 24 180595334 ps
T409 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_device_address.2149820933 Aug 25 09:33:14 AM UTC 24 Aug 25 09:34:30 AM UTC 24 20886217240 ps
T1839 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_min_length_in_transaction.211373505 Aug 25 09:34:27 AM UTC 24 Aug 25 09:34:30 AM UTC 24 168557199 ps
T1840 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_nak_trans.2894073178 Aug 25 09:34:28 AM UTC 24 Aug 25 09:34:30 AM UTC 24 208040961 ps
T1841 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_link_resume.1385962049 Aug 25 09:34:05 AM UTC 24 Aug 25 09:34:31 AM UTC 24 9501280095 ps
T1842 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_out_trans_nak.218374505 Aug 25 09:34:29 AM UTC 24 Aug 25 09:34:32 AM UTC 24 173844872 ps
T1843 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_out_stall.1211636380 Aug 25 09:34:29 AM UTC 24 Aug 25 09:34:32 AM UTC 24 153228545 ps
T1844 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_pending_in_trans.1140332705 Aug 25 09:34:29 AM UTC 24 Aug 25 09:34:33 AM UTC 24 160701243 ps
T1845 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_out_iso.2503583673 Aug 25 09:34:29 AM UTC 24 Aug 25 09:34:33 AM UTC 24 232349379 ps
T1846 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_phy_config_usb_ref_disable.2152793551 Aug 25 09:34:30 AM UTC 24 Aug 25 09:34:33 AM UTC 24 167507544 ps
T1847 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_phy_config_pinflip.2096530058 Aug 25 09:34:30 AM UTC 24 Aug 25 09:34:33 AM UTC 24 252848568 ps
T1848 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/22.usbdev_device_address.927099199 Aug 25 09:32:52 AM UTC 24 Aug 25 09:34:34 AM UTC 24 32623013005 ps
T1849 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_pkt_buffer.1121633000 Aug 25 09:33:30 AM UTC 24 Aug 25 09:34:34 AM UTC 24 16665809117 ps
T1850 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_phy_pins_sense.1210464549 Aug 25 09:34:32 AM UTC 24 Aug 25 09:34:35 AM UTC 24 36931322 ps
T1851 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_pkt_received.2772922670 Aug 25 09:34:32 AM UTC 24 Aug 25 09:34:36 AM UTC 24 157929673 ps
T1852 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_pkt_sent.4116032414 Aug 25 09:34:32 AM UTC 24 Aug 25 09:34:36 AM UTC 24 216494888 ps
T1853 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_random_length_out_transaction.2028070154 Aug 25 09:34:32 AM UTC 24 Aug 25 09:34:36 AM UTC 24 187288722 ps
T1854 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_random_length_in_transaction.4226677191 Aug 25 09:34:32 AM UTC 24 Aug 25 09:34:36 AM UTC 24 205658748 ps
T1855 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_rx_crc_err.2296859347 Aug 25 09:34:34 AM UTC 24 Aug 25 09:34:37 AM UTC 24 163302381 ps
T1856 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_setup_trans_ignored.3290320212 Aug 25 09:34:34 AM UTC 24 Aug 25 09:34:37 AM UTC 24 159656687 ps
T1857 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_setup_stage.2600075323 Aug 25 09:34:34 AM UTC 24 Aug 25 09:34:37 AM UTC 24 161033004 ps
T1858 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_smoke.3733201687 Aug 25 09:34:34 AM UTC 24 Aug 25 09:34:37 AM UTC 24 205482584 ps
T1859 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_rx_full.119516240 Aug 25 09:34:34 AM UTC 24 Aug 25 09:34:37 AM UTC 24 256050462 ps
T1860 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_low_speed_traffic.979134709 Aug 25 09:33:45 AM UTC 24 Aug 25 09:34:38 AM UTC 24 3977552658 ps
T1861 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_max_inter_pkt_delay.1960139578 Aug 25 09:34:07 AM UTC 24 Aug 25 09:34:38 AM UTC 24 2299033126 ps
T1862 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_stall_priority_over_nak.601835562 Aug 25 09:34:36 AM UTC 24 Aug 25 09:34:38 AM UTC 24 185079572 ps
T1863 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_stall_trans.2458032813 Aug 25 09:34:36 AM UTC 24 Aug 25 09:34:39 AM UTC 24 189522792 ps
T1864 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_streaming_out.536780039 Aug 25 09:33:34 AM UTC 24 Aug 25 09:34:40 AM UTC 24 1920339289 ps
T1865 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_alert_test.2887447902 Aug 25 09:34:38 AM UTC 24 Aug 25 09:34:40 AM UTC 24 38200110 ps
T1866 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_av_buffer.4053200904 Aug 25 09:34:38 AM UTC 24 Aug 25 09:34:41 AM UTC 24 193241773 ps
T1867 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_tx_rx_disruption.590771733 Aug 25 09:34:38 AM UTC 24 Aug 25 09:34:41 AM UTC 24 453287972 ps
T1868 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_stream_len_max.4197985697 Aug 25 09:34:38 AM UTC 24 Aug 25 09:34:41 AM UTC 24 787201016 ps
T1869 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_timeout_missing_host_handshake.285234919 Aug 25 09:34:00 AM UTC 24 Aug 25 09:34:42 AM UTC 24 3432485265 ps
T1870 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_bitstuff_err.799799867 Aug 25 09:34:40 AM UTC 24 Aug 25 09:34:42 AM UTC 24 161532085 ps
T1871 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/21.usbdev_device_address.1962896174 Aug 25 09:32:24 AM UTC 24 Aug 25 09:34:43 AM UTC 24 44660227150 ps
T1872 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_enable.3496430290 Aug 25 09:34:41 AM UTC 24 Aug 25 09:34:43 AM UTC 24 88610947 ps
T1873 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_data_toggle_restore.4269083977 Aug 25 09:34:40 AM UTC 24 Aug 25 09:34:43 AM UTC 24 553118472 ps
T1874 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_disconnected.329915406 Aug 25 09:34:41 AM UTC 24 Aug 25 09:34:44 AM UTC 24 151279743 ps
T1875 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_data_toggle_clear.3485133269 Aug 25 09:34:40 AM UTC 24 Aug 25 09:34:44 AM UTC 24 511446970 ps
T1876 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_low_speed_traffic.3187172698 Aug 25 09:34:07 AM UTC 24 Aug 25 09:34:44 AM UTC 24 3254631324 ps
T1877 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_in_stall.686587990 Aug 25 09:34:43 AM UTC 24 Aug 25 09:34:46 AM UTC 24 152615392 ps
T1878 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_disable_endpoint.2551247045 Aug 25 09:34:41 AM UTC 24 Aug 25 09:34:46 AM UTC 24 755709584 ps
T1879 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_in_iso.991310131 Aug 25 09:34:43 AM UTC 24 Aug 25 09:34:46 AM UTC 24 186265196 ps
T397 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_endpoint_types.1297221173 Aug 25 09:34:43 AM UTC 24 Aug 25 09:34:47 AM UTC 24 450288783 ps
T1880 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_max_inter_pkt_delay.667338624 Aug 25 09:34:26 AM UTC 24 Aug 25 09:34:47 AM UTC 24 2004301415 ps
T1881 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_fifo_rst.968256820 Aug 25 09:34:43 AM UTC 24 Aug 25 09:34:48 AM UTC 24 181302984 ps
T1882 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/19.usbdev_iso_retraction.2269627978 Aug 25 09:31:42 AM UTC 24 Aug 25 09:34:48 AM UTC 24 11599485815 ps
T1883 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_endpoint_access.84367720 Aug 25 09:34:43 AM UTC 24 Aug 25 09:34:49 AM UTC 24 875366353 ps
T1884 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_link_in_err.2381906090 Aug 25 09:34:45 AM UTC 24 Aug 25 09:34:49 AM UTC 24 188648421 ps
T1885 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_in_trans.801942758 Aug 25 09:34:45 AM UTC 24 Aug 25 09:34:49 AM UTC 24 248417066 ps
T1886 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_device_address.3390031997 Aug 25 09:33:38 AM UTC 24 Aug 25 09:34:49 AM UTC 24 24846013355 ps
T1887 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_link_suspend.2303187669 Aug 25 09:34:25 AM UTC 24 Aug 25 09:34:50 AM UTC 24 9552980815 ps
T1888 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_max_length_out_transaction.2190686215 Aug 25 09:34:48 AM UTC 24 Aug 25 09:34:51 AM UTC 24 197785585 ps
T1889 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_min_length_in_transaction.2707361219 Aug 25 09:34:48 AM UTC 24 Aug 25 09:34:51 AM UTC 24 239710035 ps
T1890 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_max_length_in_transaction.1328374448 Aug 25 09:34:48 AM UTC 24 Aug 25 09:34:52 AM UTC 24 306308900 ps
T1891 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_min_length_out_transaction.797741870 Aug 25 09:34:50 AM UTC 24 Aug 25 09:34:53 AM UTC 24 163821504 ps
T1892 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_out_stall.1597312166 Aug 25 09:34:50 AM UTC 24 Aug 25 09:34:53 AM UTC 24 191663292 ps
T1893 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_aon_wake_disconnect.3479148987 Aug 25 09:34:18 AM UTC 24 Aug 25 09:34:53 AM UTC 24 11479060668 ps
T1894 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_out_trans_nak.249097062 Aug 25 09:34:50 AM UTC 24 Aug 25 09:34:53 AM UTC 24 187647761 ps
T1895 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_out_iso.2400177532 Aug 25 09:34:50 AM UTC 24 Aug 25 09:34:53 AM UTC 24 211331388 ps
T1896 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_nak_trans.4044880671 Aug 25 09:34:50 AM UTC 24 Aug 25 09:34:53 AM UTC 24 237838053 ps
T1897 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_streaming_out.3231529627 Aug 25 09:34:16 AM UTC 24 Aug 25 09:34:53 AM UTC 24 3578335238 ps
T1898 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_aon_wake_resume.1980552036 Aug 25 09:33:58 AM UTC 24 Aug 25 09:34:54 AM UTC 24 25128651268 ps
T1899 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_min_inter_pkt_delay.3922895476 Aug 25 09:34:08 AM UTC 24 Aug 25 09:34:54 AM UTC 24 3603988310 ps
T1900 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_phy_pins_sense.3220269386 Aug 25 09:34:52 AM UTC 24 Aug 25 09:34:54 AM UTC 24 51254208 ps
T1901 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_pending_in_trans.2940391981 Aug 25 09:34:52 AM UTC 24 Aug 25 09:34:55 AM UTC 24 158761362 ps
T1902 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_phy_config_pinflip.4070792791 Aug 25 09:34:52 AM UTC 24 Aug 25 09:34:55 AM UTC 24 221606895 ps
T1903 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_phy_config_usb_ref_disable.69214422 Aug 25 09:34:52 AM UTC 24 Aug 25 09:34:55 AM UTC 24 141683403 ps
T1904 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_setup_stage.3924541606 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:57 AM UTC 24 159735214 ps
T1905 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_random_length_out_transaction.479984749 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:57 AM UTC 24 150925973 ps
T1906 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_pkt_received.94344015 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:57 AM UTC 24 186005135 ps
T1907 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_pkt_sent.1325992436 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:57 AM UTC 24 197466965 ps
T1908 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_rx_crc_err.1052279634 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:58 AM UTC 24 172493214 ps
T1909 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_setup_trans_ignored.2257472037 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:58 AM UTC 24 150433097 ps
T1910 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_random_length_in_transaction.1992494616 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:58 AM UTC 24 207294403 ps
T1911 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_rx_full.550097817 Aug 25 09:34:55 AM UTC 24 Aug 25 09:34:58 AM UTC 24 268643808 ps
T1912 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_pkt_buffer.3811122293 Aug 25 09:33:52 AM UTC 24 Aug 25 09:34:59 AM UTC 24 15897535091 ps
T1913 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_stall_priority_over_nak.1800330701 Aug 25 09:34:57 AM UTC 24 Aug 25 09:34:59 AM UTC 24 208487828 ps
T1914 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_stall_trans.143580451 Aug 25 09:34:57 AM UTC 24 Aug 25 09:34:59 AM UTC 24 163844690 ps
T1915 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_smoke.1860221034 Aug 25 09:34:56 AM UTC 24 Aug 25 09:34:59 AM UTC 24 205557801 ps
T1916 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_stream_len_max.3689576117 Aug 25 09:34:58 AM UTC 24 Aug 25 09:35:01 AM UTC 24 266247078 ps
T1917 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_aon_wake_resume.1388169088 Aug 25 09:33:38 AM UTC 24 Aug 25 09:35:01 AM UTC 24 30889744548 ps
T1918 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_alert_test.2719913208 Aug 25 09:34:59 AM UTC 24 Aug 25 09:35:02 AM UTC 24 58391876 ps
T1919 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_tx_rx_disruption.3152472403 Aug 25 09:34:58 AM UTC 24 Aug 25 09:35:02 AM UTC 24 530839349 ps
T1920 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_aon_wake_reset.246919592 Aug 25 09:34:18 AM UTC 24 Aug 25 09:35:02 AM UTC 24 15849990712 ps
T1921 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_av_buffer.208984214 Aug 25 09:35:00 AM UTC 24 Aug 25 09:35:02 AM UTC 24 190197652 ps
T1922 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_device_timeout.1425282332 Aug 25 09:34:19 AM UTC 24 Aug 25 09:35:03 AM UTC 24 1314690511 ps
T1923 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_nak_trans.2288844183 Aug 25 09:35:10 AM UTC 24 Aug 25 09:35:13 AM UTC 24 208257572 ps
T1924 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_streaming_out.1023042270 Aug 25 09:33:55 AM UTC 24 Aug 25 09:35:03 AM UTC 24 1811881973 ps
T1925 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_iso_retraction.1012226591 Aug 25 09:34:24 AM UTC 24 Aug 25 09:35:03 AM UTC 24 3926842453 ps
T1926 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_pkt_buffer.964628570 Aug 25 09:34:12 AM UTC 24 Aug 25 09:35:04 AM UTC 24 12233890844 ps
T1927 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_bitstuff_err.870860738 Aug 25 09:35:01 AM UTC 24 Aug 25 09:35:04 AM UTC 24 173539273 ps
T1928 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_data_toggle_clear.1857877802 Aug 25 09:35:01 AM UTC 24 Aug 25 09:35:04 AM UTC 24 458297294 ps
T1929 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_data_toggle_restore.3097708333 Aug 25 09:35:01 AM UTC 24 Aug 25 09:35:05 AM UTC 24 423619340 ps
T1930 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_enable.2936661501 Aug 25 09:35:03 AM UTC 24 Aug 25 09:35:05 AM UTC 24 50841094 ps
T1931 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_disconnected.2019849357 Aug 25 09:35:03 AM UTC 24 Aug 25 09:35:06 AM UTC 24 148791986 ps
T1932 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_device_address.2976395034 Aug 25 09:33:59 AM UTC 24 Aug 25 09:35:06 AM UTC 24 25152719612 ps
T365 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_endpoint_types.1396805214 Aug 25 09:35:03 AM UTC 24 Aug 25 09:35:07 AM UTC 24 571501878 ps
T1933 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_in_stall.1498090458 Aug 25 09:35:05 AM UTC 24 Aug 25 09:35:08 AM UTC 24 160142585 ps
T1934 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_in_trans.3747311626 Aug 25 09:35:05 AM UTC 24 Aug 25 09:35:08 AM UTC 24 214003196 ps
T1935 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_in_iso.1736260602 Aug 25 09:35:05 AM UTC 24 Aug 25 09:35:08 AM UTC 24 207978279 ps
T1936 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_link_in_err.1432845313 Aug 25 09:35:06 AM UTC 24 Aug 25 09:35:08 AM UTC 24 291605006 ps
T1937 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_disable_endpoint.3119330601 Aug 25 09:35:03 AM UTC 24 Aug 25 09:35:09 AM UTC 24 912007882 ps
T1938 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_endpoint_access.1318567780 Aug 25 09:35:03 AM UTC 24 Aug 25 09:35:09 AM UTC 24 1066259317 ps
T1939 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_fifo_rst.4124704130 Aug 25 09:35:05 AM UTC 24 Aug 25 09:35:10 AM UTC 24 264817376 ps
T1940 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_min_length_in_transaction.3603584018 Aug 25 09:35:10 AM UTC 24 Aug 25 09:35:13 AM UTC 24 164506251 ps
T1941 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_max_length_out_transaction.1916933480 Aug 25 09:35:10 AM UTC 24 Aug 25 09:35:13 AM UTC 24 212036457 ps
T1942 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_min_length_out_transaction.2345641757 Aug 25 09:35:10 AM UTC 24 Aug 25 09:35:13 AM UTC 24 184493128 ps
T1943 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_max_length_in_transaction.3232458809 Aug 25 09:35:10 AM UTC 24 Aug 25 09:35:13 AM UTC 24 249071406 ps
T1944 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_out_iso.775459499 Aug 25 09:35:11 AM UTC 24 Aug 25 09:35:14 AM UTC 24 198358034 ps
T1945 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/23.usbdev_spurious_pids_ignored.997674231 Aug 25 09:33:34 AM UTC 24 Aug 25 09:35:14 AM UTC 24 2762161610 ps
T1946 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_aon_wake_reset.985402075 Aug 25 09:34:38 AM UTC 24 Aug 25 09:35:16 AM UTC 24 18566079857 ps
T1947 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/24.usbdev_iso_retraction.1102315677 Aug 25 09:33:44 AM UTC 24 Aug 25 09:35:16 AM UTC 24 6173462451 ps
T1948 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_out_stall.2484070213 Aug 25 09:35:13 AM UTC 24 Aug 25 09:35:16 AM UTC 24 154629269 ps
T1949 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_min_inter_pkt_delay.1207320412 Aug 25 09:34:48 AM UTC 24 Aug 25 09:35:16 AM UTC 24 2872342364 ps
T1950 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_invalid_sync.640981601 Aug 25 09:34:43 AM UTC 24 Aug 25 09:35:16 AM UTC 24 3061962505 ps
T1951 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_out_trans_nak.1223146131 Aug 25 09:35:13 AM UTC 24 Aug 25 09:35:16 AM UTC 24 209554670 ps
T1952 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_phy_pins_sense.1247421423 Aug 25 09:35:15 AM UTC 24 Aug 25 09:35:17 AM UTC 24 57743141 ps
T1953 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_pending_in_trans.1836852409 Aug 25 09:35:15 AM UTC 24 Aug 25 09:35:17 AM UTC 24 156914702 ps
T1954 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_timeout_missing_host_handshake.530735328 Aug 25 09:35:03 AM UTC 24 Aug 25 09:35:18 AM UTC 24 1067445631 ps
T1955 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_phy_config_usb_ref_disable.3131671166 Aug 25 09:35:15 AM UTC 24 Aug 25 09:35:18 AM UTC 24 144352019 ps
T1956 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_phy_config_pinflip.4146046523 Aug 25 09:35:15 AM UTC 24 Aug 25 09:35:18 AM UTC 24 219508737 ps
T1957 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/25.usbdev_iso_retraction.986402243 Aug 25 09:34:04 AM UTC 24 Aug 25 09:35:18 AM UTC 24 7556931759 ps
T1958 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/26.usbdev_timeout_missing_host_handshake.1072195088 Aug 25 09:34:21 AM UTC 24 Aug 25 09:35:18 AM UTC 24 4780322004 ps
T1959 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_link_suspend.2753475960 Aug 25 09:34:45 AM UTC 24 Aug 25 09:35:19 AM UTC 24 10946128594 ps
T1960 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_pkt_received.2223728443 Aug 25 09:35:16 AM UTC 24 Aug 25 09:35:19 AM UTC 24 172335836 ps
T1961 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_rx_crc_err.3036625643 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 191162225 ps
T1962 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_random_length_in_transaction.3394376680 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 269902734 ps
T1963 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_random_length_out_transaction.2206220568 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 187577291 ps
T1964 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_setup_stage.356399856 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 154411720 ps
T1965 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_pkt_sent.613599723 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 239171248 ps
T1966 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_setup_trans_ignored.3607797602 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 187791279 ps
T1967 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_smoke.3880569319 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 224820966 ps
T1968 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_rx_full.2574299031 Aug 25 09:35:18 AM UTC 24 Aug 25 09:35:21 AM UTC 24 411215424 ps
T1969 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/29.usbdev_setup_stage.540384066 Aug 25 09:35:38 AM UTC 24 Aug 25 09:35:40 AM UTC 24 156302814 ps
T1970 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_stall_trans.2768304952 Aug 25 09:35:20 AM UTC 24 Aug 25 09:35:23 AM UTC 24 168315836 ps
T1971 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_stall_priority_over_nak.830795099 Aug 25 09:35:20 AM UTC 24 Aug 25 09:35:23 AM UTC 24 188289938 ps
T1972 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/27.usbdev_link_resume.3384929411 Aug 25 09:34:45 AM UTC 24 Aug 25 09:35:24 AM UTC 24 12109334448 ps
T217 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_tx_rx_disruption.1417266936 Aug 25 09:35:20 AM UTC 24 Aug 25 09:35:24 AM UTC 24 459211994 ps
T1973 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_aon_wake_disconnect.466933223 Aug 25 09:34:59 AM UTC 24 Aug 25 09:35:24 AM UTC 24 6825410611 ps
T1974 /workspaces/repo/scratch/os_regression_2024_08_24/usbdev-sim-vcs/coverage/default/28.usbdev_alert_test.3094685145 Aug 25 09:35:22 AM UTC 24 Aug 25 09:35:25 AM UTC 24 45430612 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%