Go back

 LINE       17906
 EXPRESSION (addr_hit[197] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T19,T49,T20
1	0	1	Covered	T11,T12,T13
1	1	0	Covered	T51,T50,T210
1	1	1	Covered	T19,T20,T21

 LINE       17909
 EXPRESSION (addr_hit[198] & reg_re & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T11,T19,T49
1	0	1	Covered	T12,T13,T19
1	1	0	Not Covered
1	1	1	Covered	T11,T49,T67

 LINE       17910
 EXPRESSION (addr_hit[198] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T19,T49,T20
1	0	1	Covered	T11,T12,T13
1	1	0	Covered	T13,T74,T68
1	1	1	Covered	T19,T20,T21

 LINE       17913
 EXPRESSION (addr_hit[199] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T19,T49,T20
1	0	1	Covered	T11,T12,T13
1	1	0	Covered	T51,T68,T210
1	1	1	Covered	T19,T20,T21

 LINE       17916
 EXPRESSION (addr_hit[200] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T19,T49,T20
1	0	1	Covered	T11,T13,T19
1	1	0	Covered	T13,T51,T210
1	1	1	Covered	T19,T20,T21