Unified Coverage Report :: Cond split page

Go back

 LINE       35376
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T31,T11
1	1	0	Covered	T67,T64,T35
1	1	1	Covered	T12,T19,T67

 LINE       35380
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T31,T11
1	1	0	Covered	T95,T214,T215
1	1	1	Covered	T16,T68,T12

 LINE       35384
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T53
1	1	0	Covered	T98,T115,T36
1	1	1	Covered	T12,T57,T19

 LINE       35388
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T15,T16,T11
1	1	0	Covered	T66,T36,T94
1	1	1	Covered	T12,T19,T67

 LINE       35392
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T54
1	1	0	Covered	T35,T36,T174
1	1	1	Covered	T12,T57,T19

 LINE       35394
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T31,T11
1	1	0	Covered	T35,T36,T134
1	1	1	Covered	T31,T12,T19

 LINE       35396
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T53
1	1	0	Covered	T36,T215,T123
1	1	1	Covered	T12,T69,T65

 LINE       35398
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T11,T54,T207
1	1	0	Covered	T35,T214,T215
1	1	1	Covered	T12,T70,T19

 LINE       35400
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T54
1	1	0	Covered	T64,T214,T122
1	1	1	Covered	T12,T57,T19

 LINE       35402
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T14,T16,T31
1	1	0	Covered	T16,T66,T94
1	1	1	Covered	T12,T19,T64

 LINE       35404
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T15,T16,T31
1	1	0	Covered	T60,T168,T225
1	1	1	Covered	T71,T12,T69

 LINE       35406
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T11,T54,T207
1	1	0	Covered	T138,T227,T94
1	1	1	Covered	T12,T19,T64

 LINE       35408
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T15,T16,T11
1	1	0	Covered	T35,T36,T214
1	1	1	Covered	T12,T19,T67

 LINE       35411
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T207
1	1	0	Covered	T35,T36,T95
1	1	1	Covered	T12,T19,T100

 LINE       35414
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T15,T16,T11
1	1	0	Covered	T65,T106,T35
1	1	1	Covered	T31,T12,T65

 LINE       35417
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T207
1	1	0	Covered	T214,T235,T149
1	1	1	Covered	T71,T12,T69

 LINE       35420
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T14,T16,T11
1	1	0	Covered	T35,T94,T95
1	1	1	Covered	T12,T69,T65

 LINE       35423
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T53
1	1	0	Covered	T35,T98,T36
1	1	1	Covered	T12,T19,T111

 LINE       35426
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T77
1	1	0	Covered	T16,T69,T65
1	1	1	Covered	T12,T57,T19

 LINE       35429
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T53
1	1	0	Covered	T67,T35,T211
1	1	1	Covered	T12,T65,T19

 LINE       35432
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T15,T16
1	0	1	Covered	T16,T11,T54
1	1	0	Covered	T62,T35,T36
1	1	1	Covered	T72,T12,T57

 LINE       38842
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T14,T15,T16
0	1	Unreachable
1	0	Covered	T12,T17,T32