Unified Coverage Report :: Cond split page

Go back

 LINE       58
 EXPRESSION (reg_we && ((!addrmiss)))
             ---1--    ------2------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T36,T37,T50
1	1	Covered	T33,T34,T24

 LINE       70
 EXPRESSION (intg_err || reg_we_err)
             ----1---    -----2----

-1-	-2-	Status	Tests
0	0	Covered	T33,T34,T1
0	1	Covered	T314,T276,T315
1	0	Not Covered

 LINE       77
 EXPRESSION (err_q | intg_err | reg_we_err)
             --1--   ----2---   -----3----

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T35,T36,T37
0	0	1	Covered	T314,T276,T315
0	1	0	Covered	T35,T116,T405
1	0	0	Covered	T314,T276,T315

 LINE       119
 EXPRESSION (addrmiss | wr_err | intg_err)
             ----1---   ---2--   ----3---

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T35,T36,T37
0	0	1	Covered	T35,T116,T405
0	1	0	Covered	T34,T439,T437
1	0	0	Covered	T36,T37,T50

 LINE       16032
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO0_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T35,T36,T37

 LINE       16033
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO1_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T25

 LINE       16034
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO2_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T25

 LINE       16035
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO3_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T24

 LINE       16036
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO4_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T24

 LINE       16037
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO5_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T25

 LINE       16038
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO6_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T25

 LINE       16039
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO7_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T25

 LINE       16040
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO8_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T25

 LINE       16041
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO9_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16042
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO10_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16043
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO11_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16044
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO12_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16045
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO13_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16046
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO14_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16047
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO15_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16048
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO16_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T208

 LINE       16049
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO17_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16050
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO18_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16051
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO19_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16052
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO20_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16053
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO21_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16054
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO22_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16055
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO23_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16056
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO24_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16057
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO25_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16058
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO26_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16059
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO27_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16060
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO28_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16061
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO29_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16062
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO30_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16063
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO31_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16064
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO32_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T181

 LINE       16065
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO33_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16066
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO34_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16067
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO35_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16068
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO36_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16069
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO37_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16070
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO38_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16071
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO39_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16072
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO40_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16073
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO41_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16074
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO42_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16075
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO43_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16076
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO44_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16077
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO45_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16078
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO46_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16079
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO47_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16080
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO48_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16081
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO49_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16082
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO50_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16083
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO51_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16084
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO52_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16085
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO53_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16086
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO54_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16087
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO55_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16088
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO56_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16089
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO57_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16090
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO58_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16091
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO59_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16092
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO60_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16093
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO61_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16094
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO62_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16095
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO63_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16096
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO64_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16097
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO65_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16098
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO66_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16099
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO67_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16100
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO68_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16101
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO69_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16102
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO70_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16103
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO71_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16104
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO72_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16105
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO73_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16106
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO74_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16107
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO75_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16108
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO76_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16109
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO77_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16110
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO78_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16111
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO79_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16112
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO80_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16113
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO81_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16114
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO82_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16115
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO83_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16116
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO84_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16117
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO85_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16118
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO86_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16119
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO87_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16120
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO88_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16121
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO89_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16122
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO90_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16123
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO91_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16124
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO92_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16125
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO93_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16126
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO94_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16127
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO95_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T158

 LINE       16128
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO96_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T158

 LINE       16129
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO97_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T158

 LINE       16130
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO98_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T158

 LINE       16131
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO99_OFFSET)
            --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T158

 LINE       16132
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO100_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T158

 LINE       16133
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO101_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16134
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO102_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16135
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO103_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16136
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO104_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16137
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO105_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16138
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO106_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16139
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO107_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16140
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO108_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16141
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO109_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16142
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO110_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T219

 LINE       16143
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO111_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16144
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO112_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16145
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO113_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16146
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO114_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16147
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO115_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16148
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO116_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T224

 LINE       16149
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO117_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T224

 LINE       16150
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO118_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16151
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO119_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16152
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO120_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16153
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO121_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T85

 LINE       16154
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO122_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T85

 LINE       16155
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO123_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T85

 LINE       16156
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO124_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T85

 LINE       16157
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO125_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16158
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO126_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16159
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO127_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16160
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO128_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16161
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO129_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16162
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO130_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16163
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO131_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16164
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO132_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16165
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO133_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16166
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO134_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16167
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO135_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16168
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO136_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16169
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO137_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16170
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO138_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16171
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO139_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16172
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO140_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16173
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO141_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16174
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO142_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16175
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO143_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16176
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO144_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16177
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO145_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16178
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO146_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T171

 LINE       16179
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO147_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16180
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO148_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16181
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO149_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T26

 LINE       16182
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO150_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T26

 LINE       16183
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO151_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16184
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO152_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16185
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO153_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16186
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO154_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16187
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO155_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16188
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO156_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16189
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO157_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16190
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO158_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16191
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO159_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16192
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO160_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16193
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO161_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16194
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO162_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16195
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO163_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16196
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO164_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16197
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO165_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16198
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO166_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16199
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO167_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16200
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO168_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16201
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO169_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16202
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO170_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16203
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO171_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16204
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO172_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16205
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO173_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16206
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO174_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16207
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO175_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16208
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO176_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16209
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO177_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16210
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_PRIO178_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T202

 LINE       16211
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_IP_0_OFFSET)
            -------------------------1------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T126

 LINE       16212
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_IP_1_OFFSET)
            -------------------------1------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T126

 LINE       16213
 EXPRESSION (reg_addr == rv_plic_reg_pkg::RV_PLIC_IP_2_OFFSET)
            -------------------------1------------------------

-1-	Status	Tests
0	Covered	T35,T36,T37
1	Covered	T33,T34,T126