Unified Coverage Report :: Cond split page

Go back

 LINE       18376
 EXPRESSION (mio_pad_attr_43_we & mio_pad_attr_regwen_43_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T37,T259,T1

 LINE       18529
 EXPRESSION (mio_pad_attr_44_we & mio_pad_attr_regwen_44_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T387,T1,T2

 LINE       18682
 EXPRESSION (mio_pad_attr_45_we & mio_pad_attr_regwen_45_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T390,T1,T2

 LINE       18835
 EXPRESSION (mio_pad_attr_46_we & mio_pad_attr_regwen_46_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T388,T1,T2

 LINE       19452
 EXPRESSION (dio_pad_attr_0_we & dio_pad_attr_regwen_0_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       19605
 EXPRESSION (dio_pad_attr_1_we & dio_pad_attr_regwen_1_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       19758
 EXPRESSION (dio_pad_attr_2_we & dio_pad_attr_regwen_2_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T259,T1,T2

 LINE       19911
 EXPRESSION (dio_pad_attr_3_we & dio_pad_attr_regwen_3_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T115,T1,T2

 LINE       20064
 EXPRESSION (dio_pad_attr_4_we & dio_pad_attr_regwen_4_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T359,T1,T2

 LINE       20217
 EXPRESSION (dio_pad_attr_5_we & dio_pad_attr_regwen_5_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T36,T1,T2

 LINE       20370
 EXPRESSION (dio_pad_attr_6_we & dio_pad_attr_regwen_6_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       20523
 EXPRESSION (dio_pad_attr_7_we & dio_pad_attr_regwen_7_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       20676
 EXPRESSION (dio_pad_attr_8_we & dio_pad_attr_regwen_8_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T387,T419,T390

 LINE       20829
 EXPRESSION (dio_pad_attr_9_we & dio_pad_attr_regwen_9_qs)
             --------1--------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T390,T1,T2

 LINE       20982
 EXPRESSION (dio_pad_attr_10_we & dio_pad_attr_regwen_10_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       21135
 EXPRESSION (dio_pad_attr_11_we & dio_pad_attr_regwen_11_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T259,T1,T2

 LINE       21288
 EXPRESSION (dio_pad_attr_12_we & dio_pad_attr_regwen_12_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       21441
 EXPRESSION (dio_pad_attr_13_we & dio_pad_attr_regwen_13_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T259,T1,T2

 LINE       21594
 EXPRESSION (dio_pad_attr_14_we & dio_pad_attr_regwen_14_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T390,T1,T2

 LINE       21747
 EXPRESSION (dio_pad_attr_15_we & dio_pad_attr_regwen_15_qs)
             ---------1--------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       24535
 EXPRESSION (mio_pad_sleep_en_0_we & mio_pad_sleep_regwen_0_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T127,T128,T49
1	1	Covered	T33,T359,T384

 LINE       24567
 EXPRESSION (mio_pad_sleep_en_1_we & mio_pad_sleep_regwen_1_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T384,T390,T4

 LINE       24599
 EXPRESSION (mio_pad_sleep_en_2_we & mio_pad_sleep_regwen_2_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T388,T4,T16

 LINE       24631
 EXPRESSION (mio_pad_sleep_en_3_we & mio_pad_sleep_regwen_3_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T127,T128,T313
1	1	Covered	T33,T115,T4

 LINE       24663
 EXPRESSION (mio_pad_sleep_en_4_we & mio_pad_sleep_regwen_4_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T259,T391,T4

 LINE       24695
 EXPRESSION (mio_pad_sleep_en_5_we & mio_pad_sleep_regwen_5_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T33,T416,T4

 LINE       24727
 EXPRESSION (mio_pad_sleep_en_6_we & mio_pad_sleep_regwen_6_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T390,T407,T4

 LINE       24759
 EXPRESSION (mio_pad_sleep_en_7_we & mio_pad_sleep_regwen_7_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T420,T4,T16

 LINE       24791
 EXPRESSION (mio_pad_sleep_en_8_we & mio_pad_sleep_regwen_8_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T4,T5,T6

 LINE       24823
 EXPRESSION (mio_pad_sleep_en_9_we & mio_pad_sleep_regwen_9_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T353
1	1	Covered	T33,T4,T5

 LINE       24855
 EXPRESSION (mio_pad_sleep_en_10_we & mio_pad_sleep_regwen_10_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T4,T5

 LINE       24887
 EXPRESSION (mio_pad_sleep_en_11_we & mio_pad_sleep_regwen_11_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T4,T5,T6

 LINE       24919
 EXPRESSION (mio_pad_sleep_en_12_we & mio_pad_sleep_regwen_12_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T49
1	1	Covered	T33,T4,T5

 LINE       24951
 EXPRESSION (mio_pad_sleep_en_13_we & mio_pad_sleep_regwen_13_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T259,T387,T33

 LINE       24983
 EXPRESSION (mio_pad_sleep_en_14_we & mio_pad_sleep_regwen_14_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T313
1	1	Covered	T259,T387,T4

 LINE       25015
 EXPRESSION (mio_pad_sleep_en_15_we & mio_pad_sleep_regwen_15_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T259,T33,T4

 LINE       25047
 EXPRESSION (mio_pad_sleep_en_16_we & mio_pad_sleep_regwen_16_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T313
1	1	Covered	T410,T4,T5

 LINE       25079
 EXPRESSION (mio_pad_sleep_en_17_we & mio_pad_sleep_regwen_17_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T259,T387,T33

 LINE       25111
 EXPRESSION (mio_pad_sleep_en_18_we & mio_pad_sleep_regwen_18_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T387,T33,T4

 LINE       25143
 EXPRESSION (mio_pad_sleep_en_19_we & mio_pad_sleep_regwen_19_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T33,T4

 LINE       25175
 EXPRESSION (mio_pad_sleep_en_20_we & mio_pad_sleep_regwen_20_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T33,T4,T5

 LINE       25207
 EXPRESSION (mio_pad_sleep_en_21_we & mio_pad_sleep_regwen_21_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T390,T4,T5

 LINE       25239
 EXPRESSION (mio_pad_sleep_en_22_we & mio_pad_sleep_regwen_22_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T4,T5,T6

 LINE       25271
 EXPRESSION (mio_pad_sleep_en_23_we & mio_pad_sleep_regwen_23_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T33,T4,T5

 LINE       25303
 EXPRESSION (mio_pad_sleep_en_24_we & mio_pad_sleep_regwen_24_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T372,T33,T4

 LINE       25335
 EXPRESSION (mio_pad_sleep_en_25_we & mio_pad_sleep_regwen_25_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T33,T390,T4

 LINE       25367
 EXPRESSION (mio_pad_sleep_en_26_we & mio_pad_sleep_regwen_26_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T353
1	1	Covered	T33,T115,T4

 LINE       25399
 EXPRESSION (mio_pad_sleep_en_27_we & mio_pad_sleep_regwen_27_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T33,T4,T5

 LINE       25431
 EXPRESSION (mio_pad_sleep_en_28_we & mio_pad_sleep_regwen_28_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T259,T419,T115

 LINE       25463
 EXPRESSION (mio_pad_sleep_en_29_we & mio_pad_sleep_regwen_29_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T353,T354
1	1	Covered	T387,T33,T4

 LINE       25495
 EXPRESSION (mio_pad_sleep_en_30_we & mio_pad_sleep_regwen_30_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T4,T5,T6

 LINE       25527
 EXPRESSION (mio_pad_sleep_en_31_we & mio_pad_sleep_regwen_31_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T353
1	1	Covered	T372,T4,T5

 LINE       25559
 EXPRESSION (mio_pad_sleep_en_32_we & mio_pad_sleep_regwen_32_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T388,T4

 LINE       25591
 EXPRESSION (mio_pad_sleep_en_33_we & mio_pad_sleep_regwen_33_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T49,T353,T354
1	1	Covered	T33,T390,T4

 LINE       25623
 EXPRESSION (mio_pad_sleep_en_34_we & mio_pad_sleep_regwen_34_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T4,T5,T6

 LINE       25655
 EXPRESSION (mio_pad_sleep_en_35_we & mio_pad_sleep_regwen_35_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T33,T390,T412

 LINE       25687
 EXPRESSION (mio_pad_sleep_en_36_we & mio_pad_sleep_regwen_36_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T33,T390,T4

 LINE       25719
 EXPRESSION (mio_pad_sleep_en_37_we & mio_pad_sleep_regwen_37_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T384,T4,T5

 LINE       25751
 EXPRESSION (mio_pad_sleep_en_38_we & mio_pad_sleep_regwen_38_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T126,T128,T49
1	1	Covered	T33,T115,T4

 LINE       25783
 EXPRESSION (mio_pad_sleep_en_39_we & mio_pad_sleep_regwen_39_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T4,T5,T6

 LINE       25815
 EXPRESSION (mio_pad_sleep_en_40_we & mio_pad_sleep_regwen_40_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T4,T5,T6

 LINE       25847
 EXPRESSION (mio_pad_sleep_en_41_we & mio_pad_sleep_regwen_41_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T387,T4,T5

 LINE       25879
 EXPRESSION (mio_pad_sleep_en_42_we & mio_pad_sleep_regwen_42_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T353
1	1	Covered	T37,T33,T4

 LINE       25911
 EXPRESSION (mio_pad_sleep_en_43_we & mio_pad_sleep_regwen_43_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T33,T359,T4

 LINE       25943
 EXPRESSION (mio_pad_sleep_en_44_we & mio_pad_sleep_regwen_44_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T387,T33,T4

 LINE       25975
 EXPRESSION (mio_pad_sleep_en_45_we & mio_pad_sleep_regwen_45_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T387,T359,T115

 LINE       26007
 EXPRESSION (mio_pad_sleep_en_46_we & mio_pad_sleep_regwen_46_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T33,T359,T388

 LINE       26039
 EXPRESSION (mio_pad_sleep_mode_0_we & mio_pad_sleep_regwen_0_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T128,T49,T353
1	1	Covered	T387,T33,T386

 LINE       26071
 EXPRESSION (mio_pad_sleep_mode_1_we & mio_pad_sleep_regwen_1_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T390,T4,T16

 LINE       26103
 EXPRESSION (mio_pad_sleep_mode_2_we & mio_pad_sleep_regwen_2_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T353
1	1	Covered	T419,T115,T388

 LINE       26135
 EXPRESSION (mio_pad_sleep_mode_3_we & mio_pad_sleep_regwen_3_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T353,T421
1	1	Covered	T33,T4,T16

 LINE       26167
 EXPRESSION (mio_pad_sleep_mode_4_we & mio_pad_sleep_regwen_4_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T4,T16,T5

 LINE       26199
 EXPRESSION (mio_pad_sleep_mode_5_we & mio_pad_sleep_regwen_5_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T259,T33,T4

 LINE       26231
 EXPRESSION (mio_pad_sleep_mode_6_we & mio_pad_sleep_regwen_6_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T33,T4,T16

 LINE       26263
 EXPRESSION (mio_pad_sleep_mode_7_we & mio_pad_sleep_regwen_7_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T408,T421
1	1	Covered	T388,T4,T16

 LINE       26295
 EXPRESSION (mio_pad_sleep_mode_8_we & mio_pad_sleep_regwen_8_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T353
1	1	Covered	T33,T359,T384

 LINE       26327
 EXPRESSION (mio_pad_sleep_mode_9_we & mio_pad_sleep_regwen_9_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T33,T407,T4

 LINE       26359
 EXPRESSION (mio_pad_sleep_mode_10_we & mio_pad_sleep_regwen_10_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T4,T5,T12

 LINE       26391
 EXPRESSION (mio_pad_sleep_mode_11_we & mio_pad_sleep_regwen_11_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T50,T33,T359

 LINE       26423
 EXPRESSION (mio_pad_sleep_mode_12_we & mio_pad_sleep_regwen_12_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T4,T5,T12

 LINE       26455
 EXPRESSION (mio_pad_sleep_mode_13_we & mio_pad_sleep_regwen_13_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T33,T4,T5

 LINE       26487
 EXPRESSION (mio_pad_sleep_mode_14_we & mio_pad_sleep_regwen_14_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T313
1	1	Covered	T390,T4,T5

 LINE       26519
 EXPRESSION (mio_pad_sleep_mode_15_we & mio_pad_sleep_regwen_15_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T33,T115,T4

 LINE       26551
 EXPRESSION (mio_pad_sleep_mode_16_we & mio_pad_sleep_regwen_16_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T387,T390,T4

 LINE       26583
 EXPRESSION (mio_pad_sleep_mode_17_we & mio_pad_sleep_regwen_17_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T359,T384,T4

 LINE       26615
 EXPRESSION (mio_pad_sleep_mode_18_we & mio_pad_sleep_regwen_18_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T4,T5

 LINE       26647
 EXPRESSION (mio_pad_sleep_mode_19_we & mio_pad_sleep_regwen_19_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T33,T359,T384

 LINE       26679
 EXPRESSION (mio_pad_sleep_mode_20_we & mio_pad_sleep_regwen_20_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T387,T33,T384

 LINE       26711
 EXPRESSION (mio_pad_sleep_mode_21_we & mio_pad_sleep_regwen_21_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T384,T4

 LINE       26743
 EXPRESSION (mio_pad_sleep_mode_22_we & mio_pad_sleep_regwen_22_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T353
1	1	Covered	T259,T390,T4

 LINE       26775
 EXPRESSION (mio_pad_sleep_mode_23_we & mio_pad_sleep_regwen_23_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T49,T353
1	1	Covered	T387,T33,T390

 LINE       26807
 EXPRESSION (mio_pad_sleep_mode_24_we & mio_pad_sleep_regwen_24_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T384,T115

 LINE       26839
 EXPRESSION (mio_pad_sleep_mode_25_we & mio_pad_sleep_regwen_25_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T33,T359

 LINE       26871
 EXPRESSION (mio_pad_sleep_mode_26_we & mio_pad_sleep_regwen_26_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T33,T4,T5

 LINE       26903
 EXPRESSION (mio_pad_sleep_mode_27_we & mio_pad_sleep_regwen_27_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T128,T353,T421
1	1	Covered	T387,T33,T4

 LINE       26935
 EXPRESSION (mio_pad_sleep_mode_28_we & mio_pad_sleep_regwen_28_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T33,T390,T4

 LINE       26967
 EXPRESSION (mio_pad_sleep_mode_29_we & mio_pad_sleep_regwen_29_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T353,T421
1	1	Covered	T259,T33,T384

 LINE       26999
 EXPRESSION (mio_pad_sleep_mode_30_we & mio_pad_sleep_regwen_30_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T4,T5

 LINE       27031
 EXPRESSION (mio_pad_sleep_mode_31_we & mio_pad_sleep_regwen_31_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T353
1	1	Covered	T259,T33,T390

 LINE       27063
 EXPRESSION (mio_pad_sleep_mode_32_we & mio_pad_sleep_regwen_32_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T387,T33,T390

 LINE       27095
 EXPRESSION (mio_pad_sleep_mode_33_we & mio_pad_sleep_regwen_33_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T126,T49,T313
1	1	Covered	T33,T4,T5

 LINE       27127
 EXPRESSION (mio_pad_sleep_mode_34_we & mio_pad_sleep_regwen_34_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T33,T4

 LINE       27159
 EXPRESSION (mio_pad_sleep_mode_35_we & mio_pad_sleep_regwen_35_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T49
1	1	Covered	T50,T259,T33

 LINE       27191
 EXPRESSION (mio_pad_sleep_mode_36_we & mio_pad_sleep_regwen_36_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T313,T353
1	1	Covered	T259,T33,T390

 LINE       27223
 EXPRESSION (mio_pad_sleep_mode_37_we & mio_pad_sleep_regwen_37_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T170,T387,T33

 LINE       27255
 EXPRESSION (mio_pad_sleep_mode_38_we & mio_pad_sleep_regwen_38_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T259,T388,T4

 LINE       27287
 EXPRESSION (mio_pad_sleep_mode_39_we & mio_pad_sleep_regwen_39_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T259,T4,T5

 LINE       27319
 EXPRESSION (mio_pad_sleep_mode_40_we & mio_pad_sleep_regwen_40_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T259,T115,T391

 LINE       27351
 EXPRESSION (mio_pad_sleep_mode_41_we & mio_pad_sleep_regwen_41_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T127,T128
1	1	Covered	T422,T359,T4

 LINE       27383
 EXPRESSION (mio_pad_sleep_mode_42_we & mio_pad_sleep_regwen_42_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T353
1	1	Covered	T33,T4,T5

 LINE       27415
 EXPRESSION (mio_pad_sleep_mode_43_we & mio_pad_sleep_regwen_43_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T353
1	1	Covered	T33,T4,T5

 LINE       27447
 EXPRESSION (mio_pad_sleep_mode_44_we & mio_pad_sleep_regwen_44_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T33,T390,T4

 LINE       27479
 EXPRESSION (mio_pad_sleep_mode_45_we & mio_pad_sleep_regwen_45_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T127
1	1	Covered	T390,T4,T5

 LINE       27511
 EXPRESSION (mio_pad_sleep_mode_46_we & mio_pad_sleep_regwen_46_qs)
             ------------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T33,T4,T5

 LINE       28442
 EXPRESSION (dio_pad_sleep_en_0_we & dio_pad_sleep_regwen_0_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T12,T128
1	1	Covered	T33,T407,T4

 LINE       28474
 EXPRESSION (dio_pad_sleep_en_1_we & dio_pad_sleep_regwen_1_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T12,T13
1	1	Covered	T259,T4,T5

 LINE       28506
 EXPRESSION (dio_pad_sleep_en_2_we & dio_pad_sleep_regwen_2_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T313
1	1	Covered	T33,T412,T4

 LINE       28538
 EXPRESSION (dio_pad_sleep_en_3_we & dio_pad_sleep_regwen_3_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T13,T126
1	1	Covered	T4,T5,T12

 LINE       28570
 EXPRESSION (dio_pad_sleep_en_4_we & dio_pad_sleep_regwen_4_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T13,T128
1	1	Covered	T259,T33,T359

 LINE       28602
 EXPRESSION (dio_pad_sleep_en_5_we & dio_pad_sleep_regwen_5_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T13,T126
1	1	Covered	T387,T33,T4

 LINE       28634
 EXPRESSION (dio_pad_sleep_en_6_we & dio_pad_sleep_regwen_6_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T12,T126
1	1	Covered	T50,T258,T33

 LINE       28666
 EXPRESSION (dio_pad_sleep_en_7_we & dio_pad_sleep_regwen_7_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T4,T5,T12

 LINE       28698
 EXPRESSION (dio_pad_sleep_en_8_we & dio_pad_sleep_regwen_8_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T13,T126
1	1	Covered	T414,T4,T5

 LINE       28730
 EXPRESSION (dio_pad_sleep_en_9_we & dio_pad_sleep_regwen_9_qs)
             ----------1----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T13,T126
1	1	Covered	T33,T4,T5

 LINE       28762
 EXPRESSION (dio_pad_sleep_en_10_we & dio_pad_sleep_regwen_10_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T126,T127,T313
1	1	Covered	T33,T4,T5

 LINE       28794
 EXPRESSION (dio_pad_sleep_en_11_we & dio_pad_sleep_regwen_11_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T259,T33,T4

 LINE       28826
 EXPRESSION (dio_pad_sleep_en_12_we & dio_pad_sleep_regwen_12_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T12,T13,T127
1	1	Covered	T259,T33,T4

 LINE       28858
 EXPRESSION (dio_pad_sleep_en_13_we & dio_pad_sleep_regwen_13_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T49
1	1	Covered	T4,T5,T12

 LINE       28890
 EXPRESSION (dio_pad_sleep_en_14_we & dio_pad_sleep_regwen_14_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T13,T126,T353
1	1	Covered	T33,T115,T4

 LINE       28922
 EXPRESSION (dio_pad_sleep_en_15_we & dio_pad_sleep_regwen_15_qs)
             -----------1----------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T353
1	1	Covered	T115,T4,T5

 LINE       28954
 EXPRESSION (dio_pad_sleep_mode_0_we & dio_pad_sleep_regwen_0_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T12,T128
1	1	Covered	T50,T387,T33

 LINE       28986
 EXPRESSION (dio_pad_sleep_mode_1_we & dio_pad_sleep_regwen_1_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T126,T128
1	1	Covered	T33,T386,T4

 LINE       29018
 EXPRESSION (dio_pad_sleep_mode_2_we & dio_pad_sleep_regwen_2_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T12,T128,T313
1	1	Covered	T33,T390,T4

 LINE       29050
 EXPRESSION (dio_pad_sleep_mode_3_we & dio_pad_sleep_regwen_3_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T13,T126
1	1	Covered	T259,T170,T416

 LINE       29082
 EXPRESSION (dio_pad_sleep_mode_4_we & dio_pad_sleep_regwen_4_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T128,T313
1	1	Covered	T4,T5,T12

 LINE       29114
 EXPRESSION (dio_pad_sleep_mode_5_we & dio_pad_sleep_regwen_5_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T13,T126
1	1	Covered	T259,T258,T33

 LINE       29146
 EXPRESSION (dio_pad_sleep_mode_6_we & dio_pad_sleep_regwen_6_qs)
             -----------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T35,T36,T37
1	0	Covered	T33,T12,T126
1	1	Covered	T33,T384,T4