Go back

 LINE       35397
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T259,T258,T170
1	1	0	Covered	T259,T520,T533
1	1	1	Covered	T259,T33,T12

 LINE       35399
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T35,T259,T258
1	1	0	Covered	T459,T554,T454
1	1	1	Covered	T33,T12,T13

 LINE       35401
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T259,T417,T405
1	1	0	Covered	T391,T407,T469
1	1	1	Covered	T33,T12,T13

 LINE       35403
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T36,T114,T419
1	1	0	Covered	T568,T437,T470
1	1	1	Covered	T387,T33,T12

 LINE       35405
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T37,T259,T170
1	1	0	Covered	T407,T439,T437
1	1	1	Covered	T33,T359,T414

 LINE       35408
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T259,T372,T417
1	1	0	Covered	T387,T437,T446
1	1	1	Covered	T259,T33,T389

 LINE       35411
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T50,T114,T411
1	1	0	Covered	T439,T436,T449
1	1	1	Covered	T33,T14,T12

 LINE       35414
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T259,T258,T169
1	1	0	Covered	T440,T635,T454
1	1	1	Covered	T387,T33,T391

 LINE       35417
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T259,T425,T33
1	1	0	Covered	T384,T513,T453
1	1	1	Covered	T33,T12,T13

 LINE       35420
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T259,T116,T114
1	1	0	Covered	T412,T454,T636
1	1	1	Covered	T33,T386,T8

 LINE       35423
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T259,T114,T33
1	1	0	Covered	T463,T520,T454
1	1	1	Covered	T259,T33,T384

 LINE       35426
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T37,T259,T169
1	1	0	Covered	T437,T441,T519
1	1	1	Covered	T33,T12,T13

 LINE       35429
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T37,T50
1	0	1	Covered	T35,T50,T114
1	1	0	Covered	T387,T440,T439
1	1	1	Covered	T33,T359,T115

 LINE       38839
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T35,T36,T37
0	1	Unreachable
1	0	Covered	T33,T8,T9