Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : pattgen
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_pattgen_0.1/rtl/pattgen.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.top_earlgrey.u_pattgen 100.00 100.00



Module Instance : tb.dut.top_earlgrey.u_pattgen

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
95.46 92.83 93.54 100.00 top_earlgrey


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Toggle Coverage for Module : pattgen
TotalCoveredPercent
Totals 35 35 100.00
Total Bits 300 300 100.00
Total Bits 0->1 150 150 100.00
Total Bits 1->0 150 150 100.00

Ports 35 35 100.00
Port Bits 300 300 100.00
Port Bits 0->1 150 150 100.00
Port Bits 1->0 150 150 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T1,T31,T53 Yes T1,T2,T3 INPUT
tl_i.d_ready Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
tl_i.a_user.data_intg[6:0] Yes Yes T184,T146,T182 Yes T184,T146,T182 INPUT
tl_i.a_user.cmd_intg[6:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
tl_i.a_user.instr_type[3:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
tl_i.a_user.rsvd[4:0] Unreachable Unreachable Unreachable INPUT
tl_i.a_data[31:0] Yes Yes T184,T146,T182 Yes T184,T146,T182 INPUT
tl_i.a_mask[3:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
tl_i.a_address[5:0] Yes Yes *T74,*T75,*T76 Yes T74,T75,T76 INPUT
tl_i.a_address[16:6] Unreachable Unreachable Unreachable INPUT
tl_i.a_address[19:17] Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
tl_i.a_address[29:20] Unreachable Unreachable Unreachable INPUT
tl_i.a_address[30] Yes Yes *T1,*T2,*T3 Yes T1,T2,T3 INPUT
tl_i.a_address[31] Unreachable Unreachable Unreachable INPUT
tl_i.a_source[5:0] Yes Yes *T77,*T78,*T54 Yes T77,T78,T54 INPUT
tl_i.a_source[7:6] Unreachable Unreachable Unreachable INPUT
tl_i.a_size[1:0] Yes Yes T74,T75,T76 Yes T74,T75,T76 INPUT
tl_i.a_param[2:0] Unreachable Unreachable Unreachable INPUT
tl_i.a_opcode[2:0] Yes Yes T77,T54,T79 Yes T77,T54,T79 INPUT
tl_i.a_valid Yes Yes T184,T146,T182 Yes T184,T146,T182 INPUT
tl_o.a_ready Yes Yes T184,T146,T182 Yes T184,T146,T182 OUTPUT
tl_o.d_error Yes Yes T74,T75,T122 Yes T74,T75,T80 OUTPUT
tl_o.d_user.data_intg[6:0] Yes Yes T184,T146,T182 Yes T184,T146,T182 OUTPUT
tl_o.d_user.rsp_intg[6:0] Yes Yes T184,T146,T182 Yes T184,T146,T182 OUTPUT
tl_o.d_data[31:0] Yes Yes T184,T146,T182 Yes T184,T146,T182 OUTPUT
tl_o.d_sink Yes Yes T74,T75,T80 Yes T74,T75,T80 OUTPUT
tl_o.d_source[5:0] Yes Yes *T54,*T56,T74 Yes T54,T56,T74 OUTPUT
tl_o.d_source[7:6] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_size[1:0] Yes Yes T74,T75,T80 Yes T74,T75,T123 OUTPUT
tl_o.d_param[2:0] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_opcode[0] Yes Yes *T184,*T146,*T182 Yes T184,T146,T182 OUTPUT
tl_o.d_opcode[2:1] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_valid Yes Yes T184,T146,T182 Yes T184,T146,T182 OUTPUT
alert_rx_i[0].ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i[0].ack_p Yes Yes T97,T151,T83 Yes T97,T151,T83 INPUT
alert_rx_i[0].ping_n Yes Yes T151,T83,T84 Yes T151,T83,T84 INPUT
alert_rx_i[0].ping_p Yes Yes T151,T83,T84 Yes T151,T83,T84 INPUT
alert_tx_o[0].alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o[0].alert_p Yes Yes T97,T151,T83 Yes T97,T151,T83 OUTPUT
cio_pda0_tx_o Yes Yes T182,T135 Yes T182,T135 OUTPUT
cio_pcl0_tx_o Yes Yes T182,T54,T56 Yes T182,T54,T56 OUTPUT
cio_pda1_tx_o Yes Yes T184,T182,T305 Yes T184,T182,T305 OUTPUT
cio_pcl1_tx_o Yes Yes T184,T182,T305 Yes T184,T182,T305 OUTPUT
cio_pda0_tx_en_o Unreachable Unreachable Unreachable OUTPUT
cio_pcl0_tx_en_o Unreachable Unreachable Unreachable OUTPUT
cio_pda1_tx_en_o Unreachable Unreachable Unreachable OUTPUT
cio_pcl1_tx_en_o Unreachable Unreachable Unreachable OUTPUT
intr_done_ch0_o Yes Yes T146,T182,T147 Yes T146,T182,T147 OUTPUT
intr_done_ch1_o Yes Yes T184,T146,T182 Yes T184,T146,T182 OUTPUT

*Tests covering at least one bit in the range
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%