Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T100,T163,T52
0	1	Covered	T100,T163,T258
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T100,T163,T258
1	Covered	T100,T163,T52

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T100,T163,T258
1	Covered	T100,T163,T52

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T100,T163,T258
1	1	Covered	T100,T163,T258

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T100,T163,T52
1	0	Covered	T100,T163,T258
1	1	Covered	T100,T163,T258

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T100,T163,T258

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T100,T163,T52
0	Covered	T100,T163,T258

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T100,T163,T52
0	Covered	T100,T163,T258

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	730133038	712863570	0	0
CheckNGreaterZero_A	1760	1760	0	0
GntImpliesReady_A	730133038	5447	0	0
GntImpliesValid_A	730133038	5447	0	0
GrantKnown_A	730133038	712863570	0	0
IdxKnown_A	730133038	712863570	0	0
IndexIsCorrect_A	730133038	5447	0	0
NoReadyValidNoGrant_A	730133038	0	0	0
Priority_A	730133038	5447	0	0
ReadyAndValidImplyGrant_A	730133038	5447	0	0
ReqAndReadyImplyGrant_A	730133038	5447	0	0
ReqImpliesValid_A	730133038	5447	0	0
ValidKnown_A	730133038	712863570	0	0
gen_data_port_assertion.DataFlow_A	730133038	5447	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	712863570	0	0
T1	284866	284742	0	0
T2	457676	457442	0	0
T3	286660	286648	0	0
T33	290326	290078	0	0
T34	334064	333844	0	0
T46	173504	173380	0	0
T62	372270	372060	0	0
T83	176474	176372	0	0
T84	170672	170562	0	0
T85	299836	299734	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1760	1760	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T33	2	2	0	0
T34	2	2	0	0
T46	2	2	0	0
T62	2	2	0	0
T83	2	2	0	0
T84	2	2	0	0
T85	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	712863570	0	0
T1	284866	284742	0	0
T2	457676	457442	0	0
T3	286660	286648	0	0
T33	290326	290078	0	0
T34	334064	333844	0	0
T46	173504	173380	0	0
T62	372270	372060	0	0
T83	176474	176372	0	0
T84	170672	170562	0	0
T85	299836	299734	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	712863570	0	0
T1	284866	284742	0	0
T2	457676	457442	0	0
T3	286660	286648	0	0
T33	290326	290078	0	0
T34	334064	333844	0	0
T46	173504	173380	0	0
T62	372270	372060	0	0
T83	176474	176372	0	0
T84	170672	170562	0	0
T85	299836	299734	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	712863570	0	0
T1	284866	284742	0	0
T2	457676	457442	0	0
T3	286660	286648	0	0
T33	290326	290078	0	0
T34	334064	333844	0	0
T46	173504	173380	0	0
T62	372270	372060	0	0
T83	176474	176372	0	0
T84	170672	170562	0	0
T85	299836	299734	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	730133038	5447	0	0
T4	274430	0	0	0
T10	167600	0	0	0
T20	208382	0	0	0
T50	400944	0	0	0
T68	376666	0	0	0
T100	148070	1814	0	0
T117	143676	0	0	0
T141	448206	0	0	0
T163	0	1820	0	0
T244	251432	0	0	0
T258	0	1813	0	0
T261	612298	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T100,T163,T52
0	1	Covered	T100,T163,T258
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T100,T163,T258
1	Covered	T100,T163,T52

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T100,T163,T258
1	Covered	T100,T163,T52

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T100,T163,T258
1	1	Covered	T100,T163,T258

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T100,T163,T52
1	0	Covered	T100,T163,T258
1	1	Covered	T100,T163,T258

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T100,T163,T258

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T100,T163,T52
0	Covered	T100,T163,T258

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T100,T163,T52
0	Covered	T100,T163,T258

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	365066519	356431785	0	0
CheckNGreaterZero_A	880	880	0	0
GntImpliesReady_A	365066519	4409	0	0
GntImpliesValid_A	365066519	4409	0	0
GrantKnown_A	365066519	356431785	0	0
IdxKnown_A	365066519	356431785	0	0
IndexIsCorrect_A	365066519	4409	0	0
NoReadyValidNoGrant_A	365066519	0	0	0
Priority_A	365066519	4409	0	0
ReadyAndValidImplyGrant_A	365066519	4409	0	0
ReqAndReadyImplyGrant_A	365066519	4409	0	0
ReqImpliesValid_A	365066519	4409	0	0
ValidKnown_A	365066519	356431785	0	0
gen_data_port_assertion.DataFlow_A	365066519	4409	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	880	880	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T33	1	1	0	0
T34	1	1	0	0
T46	1	1	0	0
T62	1	1	0	0
T83	1	1	0	0
T84	1	1	0	0
T85	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	4409	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	1468	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	1474	0	0
T244	125716	0	0	0
T258	0	1467	0	0
T261	306149	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T100,T163,T52
0	1	Covered	T100,T163,T258
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T100,T163,T258
1	Covered	T100,T163,T52

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T100,T163,T258
1	Covered	T100,T163,T52

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T100,T163,T258
1	1	Covered	T100,T163,T258

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T100,T163,T52
1	0	Covered	T100,T163,T258
1	1	Covered	T100,T163,T258

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T100,T163,T258

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T100,T163,T52
0	Covered	T100,T163,T258

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T100,T163,T52
0	Covered	T100,T163,T258

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	365066519	356431785	0	0
CheckNGreaterZero_A	880	880	0	0
GntImpliesReady_A	365066519	1038	0	0
GntImpliesValid_A	365066519	1038	0	0
GrantKnown_A	365066519	356431785	0	0
IdxKnown_A	365066519	356431785	0	0
IndexIsCorrect_A	365066519	1038	0	0
NoReadyValidNoGrant_A	365066519	0	0	0
Priority_A	365066519	1038	0	0
ReadyAndValidImplyGrant_A	365066519	1038	0	0
ReqAndReadyImplyGrant_A	365066519	1038	0	0
ReqImpliesValid_A	365066519	1038	0	0
ValidKnown_A	365066519	356431785	0	0
gen_data_port_assertion.DataFlow_A	365066519	1038	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	880	880	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T33	1	1	0	0
T34	1	1	0	0
T46	1	1	0	0
T62	1	1	0	0
T83	1	1	0	0
T84	1	1	0	0
T85	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	356431785	0	0
T1	142433	142371	0	0
T2	228838	228721	0	0
T3	143330	143324	0	0
T33	145163	145039	0	0
T34	167032	166922	0	0
T46	86752	86690	0	0
T62	186135	186030	0	0
T83	88237	88186	0	0
T84	85336	85281	0	0
T85	149918	149867	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	365066519	1038	0	0
T4	137215	0	0	0
T10	83800	0	0	0
T20	104191	0	0	0
T50	200472	0	0	0
T68	188333	0	0	0
T100	74035	346	0	0
T117	71838	0	0	0
T141	224103	0	0	0
T163	0	346	0	0
T244	125716	0	0	0
T258	0	346	0	0
T261	306149	0	0	0