Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T181,T303,T304
0	1	Covered	T181,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T303,T304
1	Covered	T181,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T303,T304
1	Covered	T181,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T181,T303,T304
1	1	Covered	T181,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T181,T303,T304
1	0	Covered	T181,T303,T304
1	1	Covered	T181,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T181,T303,T304

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T303,T304
0	Covered	T181,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T303,T304
0	Covered	T181,T303,T304

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	946571634	930712920	0	0
CheckNGreaterZero_A	1968	1968	0	0
GntImpliesReady_A	946571634	8460	0	0
GntImpliesValid_A	946571634	8460	0	0
GrantKnown_A	946571634	930712920	0	0
IdxKnown_A	946571634	930712920	0	0
IndexIsCorrect_A	946571634	8460	0	0
NoReadyValidNoGrant_A	946571634	0	0	0
Priority_A	946571634	8460	0	0
ReadyAndValidImplyGrant_A	946571634	8460	0	0
ReqAndReadyImplyGrant_A	946571634	8460	0	0
ReqImpliesValid_A	946571634	8460	0	0
ValidKnown_A	946571634	930712920	0	0
gen_data_port_assertion.DataFlow_A	946571634	8460	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	930712920	0	0
T4	148350	148234	0	0
T5	245680	245670	0	0
T6	181404	181280	0	0
T18	529708	529476	0	0
T19	686446	686336	0	0
T20	413286	413162	0	0
T46	535512	535300	0	0
T47	471022	470810	0	0
T63	269030	268906	0	0
T84	432956	432832	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1968	1968	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T18	2	2	0	0
T19	2	2	0	0
T20	2	2	0	0
T46	2	2	0	0
T47	2	2	0	0
T63	2	2	0	0
T84	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	930712920	0	0
T4	148350	148234	0	0
T5	245680	245670	0	0
T6	181404	181280	0	0
T18	529708	529476	0	0
T19	686446	686336	0	0
T20	413286	413162	0	0
T46	535512	535300	0	0
T47	471022	470810	0	0
T63	269030	268906	0	0
T84	432956	432832	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	930712920	0	0
T4	148350	148234	0	0
T5	245680	245670	0	0
T6	181404	181280	0	0
T18	529708	529476	0	0
T19	686446	686336	0	0
T20	413286	413162	0	0
T46	535512	535300	0	0
T47	471022	470810	0	0
T63	269030	268906	0	0
T84	432956	432832	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	930712920	0	0
T4	148350	148234	0	0
T5	245680	245670	0	0
T6	181404	181280	0	0
T18	529708	529476	0	0
T19	686446	686336	0	0
T20	413286	413162	0	0
T46	535512	535300	0	0
T47	471022	470810	0	0
T63	269030	268906	0	0
T84	432956	432832	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	946571634	8460	0	0
T15	376648	0	0	0
T28	1128278	0	0	0
T73	233294	0	0	0
T181	153706	2819	0	0
T274	303042	0	0	0
T303	0	2820	0	0
T304	0	2821	0	0
T339	538830	0	0	0
T361	193070	0	0	0
T370	556242	0	0	0
T409	909754	0	0	0
T410	292684	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T181,T303,T304
0	1	Covered	T181,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T303,T304
1	Covered	T181,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T303,T304
1	Covered	T181,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T181,T303,T304
1	1	Covered	T181,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T181,T303,T304
1	0	Covered	T181,T303,T304
1	1	Covered	T181,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T181,T303,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T303,T304
0	Covered	T181,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T303,T304
0	Covered	T181,T303,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	473285817	465356460	0	0
CheckNGreaterZero_A	984	984	0	0
GntImpliesReady_A	473285817	5273	0	0
GntImpliesValid_A	473285817	5273	0	0
GrantKnown_A	473285817	465356460	0	0
IdxKnown_A	473285817	465356460	0	0
IndexIsCorrect_A	473285817	5273	0	0
NoReadyValidNoGrant_A	473285817	0	0	0
Priority_A	473285817	5273	0	0
ReadyAndValidImplyGrant_A	473285817	5273	0	0
ReqAndReadyImplyGrant_A	473285817	5273	0	0
ReqImpliesValid_A	473285817	5273	0	0
ValidKnown_A	473285817	465356460	0	0
gen_data_port_assertion.DataFlow_A	473285817	5273	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	984	984	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T46	1	1	0	0
T47	1	1	0	0
T63	1	1	0	0
T84	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	5273	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1756	0	0
T274	151521	0	0	0
T303	0	1758	0	0
T304	0	1759	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T181,T303,T304
0	1	Covered	T181,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T303,T304
1	Covered	T181,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T303,T304
1	Covered	T181,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T181,T303,T304
1	1	Covered	T181,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T181,T303,T304
1	0	Covered	T181,T303,T304
1	1	Covered	T181,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T181,T303,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T303,T304
0	Covered	T181,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T303,T304
0	Covered	T181,T303,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	473285817	465356460	0	0
CheckNGreaterZero_A	984	984	0	0
GntImpliesReady_A	473285817	3187	0	0
GntImpliesValid_A	473285817	3187	0	0
GrantKnown_A	473285817	465356460	0	0
IdxKnown_A	473285817	465356460	0	0
IndexIsCorrect_A	473285817	3187	0	0
NoReadyValidNoGrant_A	473285817	0	0	0
Priority_A	473285817	3187	0	0
ReadyAndValidImplyGrant_A	473285817	3187	0	0
ReqAndReadyImplyGrant_A	473285817	3187	0	0
ReqImpliesValid_A	473285817	3187	0	0
ValidKnown_A	473285817	465356460	0	0
gen_data_port_assertion.DataFlow_A	473285817	3187	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	984	984	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T46	1	1	0	0
T47	1	1	0	0
T63	1	1	0	0
T84	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	465356460	0	0
T4	74175	74117	0	0
T5	122840	122835	0	0
T6	90702	90640	0	0
T18	264854	264738	0	0
T19	343223	343168	0	0
T20	206643	206581	0	0
T46	267756	267650	0	0
T47	235511	235405	0	0
T63	134515	134453	0	0
T84	216478	216416	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	473285817	3187	0	0
T15	188324	0	0	0
T28	564139	0	0	0
T73	116647	0	0	0
T181	76853	1063	0	0
T274	151521	0	0	0
T303	0	1062	0	0
T304	0	1062	0	0
T339	269415	0	0	0
T361	96535	0	0	0
T370	278121	0	0	0
T409	454877	0	0	0
T410	146342	0	0	0