Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_mubi4_sync
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_sync.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_por_scanmode_sync 100.00 100.00



Module Instance : tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_por_scanmode_sync

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.83 99.34 100.00 100.00 100.00 u_pinmux_strap_sampling


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Assert Coverage for Module : prim_mubi4_sync
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
NumCopiesMustBeGreaterZero_A 1009 1009 0 0
OutputsKnown_A 124918288 124245148 0 0
gen_no_flops.OutputDelay_A 124918288 124245148 0 0


NumCopiesMustBeGreaterZero_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1009 1009 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0
T19 1 1 0 0
T42 1 1 0 0
T53 1 1 0 0
T54 1 1 0 0
T86 1 1 0 0

OutputsKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 124918288 124245148 0 0
T4 548413 547869 0 0
T5 59942 59651 0 0
T6 98609 97979 0 0
T17 476582 475585 0 0
T18 53201 51037 0 0
T19 368689 367849 0 0
T42 66411 65922 0 0
T53 492616 492179 0 0
T54 292999 292646 0 0
T86 25377 24581 0 0

gen_no_flops.OutputDelay_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 124918288 124245148 0 0
T4 548413 547869 0 0
T5 59942 59651 0 0
T6 98609 97979 0 0
T17 476582 475585 0 0
T18 53201 51037 0 0
T19 368689 367849 0 0
T42 66411 65922 0 0
T53 492616 492179 0 0
T54 292999 292646 0 0
T86 25377 24581 0 0

Assert Coverage for Instance : tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_por_scanmode_sync
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
NumCopiesMustBeGreaterZero_A 1009 1009 0 0
OutputsKnown_A 124918288 124245148 0 0
gen_no_flops.OutputDelay_A 124918288 124245148 0 0


NumCopiesMustBeGreaterZero_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1009 1009 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0
T19 1 1 0 0
T42 1 1 0 0
T53 1 1 0 0
T54 1 1 0 0
T86 1 1 0 0

OutputsKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 124918288 124245148 0 0
T4 548413 547869 0 0
T5 59942 59651 0 0
T6 98609 97979 0 0
T17 476582 475585 0 0
T18 53201 51037 0 0
T19 368689 367849 0 0
T42 66411 65922 0 0
T53 492616 492179 0 0
T54 292999 292646 0 0
T86 25377 24581 0 0

gen_no_flops.OutputDelay_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 124918288 124245148 0 0
T4 548413 547869 0 0
T5 59942 59651 0 0
T6 98609 97979 0 0
T17 476582 475585 0 0
T18 53201 51037 0 0
T19 368689 367849 0 0
T42 66411 65922 0 0
T53 492616 492179 0 0
T54 292999 292646 0 0
T86 25377 24581 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%