Unified Coverage Report :: Module :: entropy_src

Module : entropy_src

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.54			93.54

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_entropy_src	99.18			99.18

---

Module Instance : tb.dut.top_earlgrey.u_entropy_src

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.18			99.18

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.18			99.18

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
93.34	90.68		89.34			100.00	top_earlgrey

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Toggle Coverage for Module : entropy_src

	Total	Covered	Percent
Totals	65	55	84.62
Total Bits	1300	1216	93.54
Total Bits 0->1	650	608	93.54
Total Bits 1->0	650	608	93.54

Ports	65	55	84.62
Port Bits	1300	1216	93.54
Port Bits 0->1	650	608	93.54
Port Bits 1->0	650	608	93.54

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
rst_ni	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	INPUT
tl_i.d_ready	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[7:0]	Yes	Yes	*T72,*T73,*T77	Yes	T72,T73,T77	INPUT
tl_i.a_address[16:8]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[18:17]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[19]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[20]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[23:21]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[24]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[29:25]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[30]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[31]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_source[5:0]	Yes	Yes	*T72,*T73,*T77	Yes	T72,T73,T77	INPUT
tl_i.a_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_size[1:0]	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	INPUT
tl_i.a_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_o.a_ready	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_error	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	OUTPUT
tl_o.d_user.rsp_intg[6:0]	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	OUTPUT
tl_o.d_sink	Yes	Yes	T72,T73,T77	Yes	T72,T73,T74	OUTPUT
tl_o.d_source[5:0]	Yes	Yes	*T72,*T73,*T77	Yes	T72,T73,T77	OUTPUT
tl_o.d_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T115,*T126,*T127	Yes	T53,T54,T115	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
otp_en_entropy_src_fw_read_i[7:0]	Unreachable	Unreachable		Unreachable		INPUT
otp_en_entropy_src_fw_over_i[7:0]	Unreachable	Unreachable		Unreachable		INPUT
rng_fips_o	Yes	Yes	T108,T124,T125	Yes	T115,T126,T127	OUTPUT
entropy_src_hw_if_i.es_req	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
entropy_src_hw_if_o.es_fips	Yes	Yes	T124,T125,T239	Yes	T115,T126,T127	OUTPUT
entropy_src_hw_if_o.es_bits[383:0]	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	OUTPUT
entropy_src_hw_if_o.es_ack	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_rng_o.rng_enable	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	OUTPUT
entropy_src_rng_i.rng_b[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
entropy_src_rng_i.rng_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
cs_aes_halt_o.cs_aes_halt_req	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	OUTPUT
cs_aes_halt_i.cs_aes_halt_ack	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	INPUT
entropy_src_xht_o.threshold_scope	No	No		No		OUTPUT
entropy_src_xht_o.window_wrap_pulse	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_o.health_test_window[15:0]	Yes	Yes	*T146,*T147,*T374	Yes	T146,T147,T374	OUTPUT
entropy_src_xht_o.health_test_window[17:16]	No	No		No		OUTPUT
entropy_src_xht_o.thresh_lo[15:0]	Yes	Yes	T139,T141,T140	Yes	T139,T141,T140	OUTPUT
entropy_src_xht_o.thresh_hi[15:0]	Yes	Yes	T134,T139,T71	Yes	T134,T139,T71	OUTPUT
entropy_src_xht_o.active	No	No		No		OUTPUT
entropy_src_xht_o.clear	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_o.rng_bit_sel[1:0]	No	No		No		OUTPUT
entropy_src_xht_o.rng_bit_en	No	No		No		OUTPUT
entropy_src_xht_o.entropy_bit_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_o.entropy_bit[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_i.test_fail_lo_pulse	No	No		No		INPUT
entropy_src_xht_i.test_fail_hi_pulse	No	No		No		INPUT
entropy_src_xht_i.continuous_test	No	No		No		INPUT
entropy_src_xht_i.test_cnt_lo[15:0]	No	No		No		INPUT
entropy_src_xht_i.test_cnt_hi[15:0]	No	No		No		INPUT
alert_rx_i[0].ack_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T80,T56,T82	Yes	T80,T56,T82	INPUT
alert_rx_i[0].ping_n	Yes	Yes	T80,T82,T83	Yes	T80,T82,T83	INPUT
alert_rx_i[0].ping_p	Yes	Yes	T80,T82,T83	Yes	T80,T82,T83	INPUT
alert_rx_i[1].ack_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
alert_rx_i[1].ack_p	Yes	Yes	T257,T392,T80	Yes	T257,T392,T80	INPUT
alert_rx_i[1].ping_n	Yes	Yes	T80,T393,T82	Yes	T80,T393,T82	INPUT
alert_rx_i[1].ping_p	Yes	Yes	T80,T393,T82	Yes	T80,T393,T82	INPUT
alert_tx_o[0].alert_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T80,T56,T82	Yes	T80,T56,T82	OUTPUT
alert_tx_o[1].alert_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
alert_tx_o[1].alert_p	Yes	Yes	T257,T392,T80	Yes	T257,T392,T80	OUTPUT
intr_es_entropy_valid_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT
intr_es_health_test_failed_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT
intr_es_observe_fifo_ready_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT
intr_es_fatal_err_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT

*Tests covering at least one bit in the range

Toggle Coverage for Instance : tb.dut.top_earlgrey.u_entropy_src

	Total	Covered	Percent
Totals	58	55	94.83
Total Bits	1226	1216	99.18
Total Bits 0->1	613	608	99.18
Total Bits 1->0	613	608	99.18

Ports	58	55	94.83
Port Bits	1226	1216	99.18
Port Bits 0->1	613	608	99.18
Port Bits 1->0	613	608	99.18

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction	Exclude Annotation
clk_i	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
rst_ni	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	INPUT
tl_i.d_ready	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[7:0]	Yes	Yes	*T72,*T73,*T77	Yes	T72,T73,T77	INPUT
tl_i.a_address[16:8]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[18:17]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[19]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[20]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[23:21]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[24]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[29:25]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[30]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	INPUT
tl_i.a_address[31]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_source[5:0]	Yes	Yes	*T72,*T73,*T77	Yes	T72,T73,T77	INPUT
tl_i.a_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_size[1:0]	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	INPUT
tl_i.a_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_o.a_ready	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_error	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	OUTPUT
tl_o.d_user.rsp_intg[6:0]	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	OUTPUT
tl_o.d_sink	Yes	Yes	T72,T73,T77	Yes	T72,T73,T74	OUTPUT
tl_o.d_source[5:0]	Yes	Yes	*T72,*T73,*T77	Yes	T72,T73,T77	OUTPUT
tl_o.d_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T72,T73,T77	Yes	T72,T73,T77	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T115,*T126,*T127	Yes	T53,T54,T115	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
otp_en_entropy_src_fw_read_i[7:0]	Unreachable	Unreachable		Unreachable		INPUT
otp_en_entropy_src_fw_over_i[7:0]	Unreachable	Unreachable		Unreachable		INPUT
rng_fips_o	Yes	Yes	T108,T124,T125	Yes	T115,T126,T127	OUTPUT
entropy_src_hw_if_i.es_req	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
entropy_src_hw_if_o.es_fips	Yes	Yes	T124,T125,T239	Yes	T115,T126,T127	OUTPUT
entropy_src_hw_if_o.es_bits[383:0]	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	OUTPUT
entropy_src_hw_if_o.es_ack	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_rng_o.rng_enable	Yes	Yes	T5,T18,T16	Yes	T4,T5,T6	OUTPUT
entropy_src_rng_i.rng_b[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
entropy_src_rng_i.rng_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
cs_aes_halt_o.cs_aes_halt_req	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	OUTPUT
cs_aes_halt_i.cs_aes_halt_ack	Yes	Yes	T115,T126,T127	Yes	T115,T126,T127	INPUT
entropy_src_xht_o.threshold_scope[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tied off / unconnected port.
entropy_src_xht_o.window_wrap_pulse	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_o.health_test_window[15:0]	Yes	Yes	*T146,*T147,*T374	Yes	T146,T147,T374	OUTPUT
entropy_src_xht_o.health_test_window[17:16]	No	No		No		OUTPUT
entropy_src_xht_o.thresh_lo[15:0]	Yes	Yes	T139,T141,T140	Yes	T139,T141,T140	OUTPUT
entropy_src_xht_o.thresh_hi[15:0]	Yes	Yes	T134,T139,T71	Yes	T134,T139,T71	OUTPUT
entropy_src_xht_o.active[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tied off / unconnected port.
entropy_src_xht_o.clear	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_o.rng_bit_sel[1:0]	No	No		No		OUTPUT
entropy_src_xht_o.rng_bit_en	No	No		No		OUTPUT
entropy_src_xht_o.entropy_bit_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_o.entropy_bit[3:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
entropy_src_xht_i.test_fail_lo_pulse[0:0]	Excluded	Excluded		Excluded		INPUT	[UNR] Tied off / unconnected port.
entropy_src_xht_i.test_fail_hi_pulse[0:0]	Excluded	Excluded		Excluded		INPUT	[UNR] Tied off / unconnected port.
entropy_src_xht_i.continuous_test[0:0]	Excluded	Excluded		Excluded		INPUT	[UNR] Tied off / unconnected port.
entropy_src_xht_i.test_cnt_lo[15:0]	Excluded	Excluded		Excluded		INPUT	[UNR] Tied off / unconnected port.
entropy_src_xht_i.test_cnt_hi[15:0]	Excluded	Excluded		Excluded		INPUT	[UNR] Tied off / unconnected port.
alert_rx_i[0].ack_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T80,T56,T82	Yes	T80,T56,T82	INPUT
alert_rx_i[0].ping_n	Yes	Yes	T80,T82,T83	Yes	T80,T82,T83	INPUT
alert_rx_i[0].ping_p	Yes	Yes	T80,T82,T83	Yes	T80,T82,T83	INPUT
alert_rx_i[1].ack_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
alert_rx_i[1].ack_p	Yes	Yes	T257,T392,T80	Yes	T257,T392,T80	INPUT
alert_rx_i[1].ping_n	Yes	Yes	T80,T393,T82	Yes	T80,T393,T82	INPUT
alert_rx_i[1].ping_p	Yes	Yes	T80,T393,T82	Yes	T80,T393,T82	INPUT
alert_tx_o[0].alert_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T80,T56,T82	Yes	T80,T56,T82	OUTPUT
alert_tx_o[1].alert_n	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
alert_tx_o[1].alert_p	Yes	Yes	T257,T392,T80	Yes	T257,T392,T80	OUTPUT
intr_es_entropy_valid_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT
intr_es_health_test_failed_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT
intr_es_observe_fifo_ready_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT
intr_es_fatal_err_o	Yes	Yes	T316,T318,T320	Yes	T316,T318,T320	OUTPUT

*Tests covering at least one bit in the range