Unified Coverage Report :: Module :: prim_lc_or_hardened

Module : prim_lc_or_hardened

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_lc_or_hardened_0.1/rtl/prim_lc_or_hardened.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_prim_lc_or_hardened	100.00	100.00	100.00				100.00

---

Module Instance : tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_prim_lc_or_hardened

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.41	99.34	100.00			98.31	100.00	u_pinmux_strap_sampling

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_prim_lc_sync_a	100.00	100.00					100.00
u_prim_lc_sync_b	100.00	100.00					100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : prim_lc_or_hardened

	Line No.	Total	Covered	Percent
TOTAL		5	5	100.00
CONT_ASSIGN	56	1	1	100.00
CONT_ASSIGN	56	1	1	100.00
CONT_ASSIGN	56	1	1	100.00
CONT_ASSIGN	56	1	1	100.00
CONT_ASSIGN	60	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_or_hardened_0.1/rtl/prim_lc_or_hardened.sv' or '../src/lowrisc_prim_lc_or_hardened_0.1/rtl/prim_lc_or_hardened.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
56	4	4
60	1	1

---

Cond Coverage for Module : prim_lc_or_hardened

	Total	Covered	Percent
Conditions	28	28	100.00
Logical	28	28	100.00
Non-Logical	0	0
Event	0	0

 LINE       56
 EXPRESSION ((lc_en_a_copies[0] == ActVal) || (lc_en_b_copies[0] == ActVal))
             --------------1--------------    --------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Covered	T4,T5,T6
1	0	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_a_copies[0] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_b_copies[0] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

 LINE       56
 EXPRESSION ((lc_en_a_copies[1] == ActVal) || (lc_en_b_copies[1] == ActVal))
             --------------1--------------    --------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Covered	T4,T5,T6
1	0	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_a_copies[1] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_b_copies[1] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

 LINE       56
 EXPRESSION ((lc_en_a_copies[2] == ActVal) || (lc_en_b_copies[2] == ActVal))
             --------------1--------------    --------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Covered	T4,T5,T6
1	0	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_a_copies[2] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_b_copies[2] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

 LINE       56
 EXPRESSION ((lc_en_a_copies[3] == ActVal) || (lc_en_b_copies[3] == ActVal))
             --------------1--------------    --------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Covered	T4,T5,T6
1	0	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_a_copies[3] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

 LINE       56
 SUB-EXPRESSION (lc_en_b_copies[3] == ActVal)
                --------------1--------------

-1-	Status	Tests
0	Covered	T4,T5,T6
1	Covered	T4,T5,T6

---

Assert Coverage for Module : prim_lc_or_hardened

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
FunctionCheck_A	138838615	138140204	0	0
OutputsKnown_A	138838615	138140204	0	0

FunctionCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	138838615	138140204	0	0
T4	34682	34237	0	0
T5	62525	61981	0	0
T6	25357	24756	0	0
T15	39742	39211	0	0
T28	38080	37710	0	0
T30	265794	264821	0	0
T55	366216	365345	0	0
T87	24534	24028	0	0
T88	19527	19226	0	0
T89	59028	58365	0	0

OutputsKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	138838615	138140204	0	0
T4	34682	34237	0	0
T5	62525	61981	0	0
T6	25357	24756	0	0
T15	39742	39211	0	0
T28	38080	37710	0	0
T30	265794	264821	0	0
T55	366216	365345	0	0
T87	24534	24028	0	0
T88	19527	19226	0	0
T89	59028	58365	0	0