Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_mubi4_sync
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_sync.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_por_scanmode_sync 100.00 100.00



Module Instance : tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_por_scanmode_sync

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.83 99.34 100.00 100.00 100.00 u_pinmux_strap_sampling


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Assert Coverage for Module : prim_mubi4_sync
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
NumCopiesMustBeGreaterZero_A 1024 1024 0 0
OutputsKnown_A 132880815 132187762 0 0
gen_no_flops.OutputDelay_A 132880815 132187762 0 0


NumCopiesMustBeGreaterZero_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1024 1024 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T18 1 1 0 0
T19 1 1 0 0
T20 1 1 0 0
T21 1 1 0 0
T23 1 1 0 0
T48 1 1 0 0
T62 1 1 0 0

OutputsKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 132880815 132187762 0 0
T4 52150 50928 0 0
T5 52994 52500 0 0
T6 33677 32721 0 0
T18 34794 34402 0 0
T19 23584 22881 0 0
T20 62628 62128 0 0
T21 87118 86007 0 0
T23 26507 25919 0 0
T48 43841 43556 0 0
T62 11871 11046 0 0

gen_no_flops.OutputDelay_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 132880815 132187762 0 0
T4 52150 50928 0 0
T5 52994 52500 0 0
T6 33677 32721 0 0
T18 34794 34402 0 0
T19 23584 22881 0 0
T20 62628 62128 0 0
T21 87118 86007 0 0
T23 26507 25919 0 0
T48 43841 43556 0 0
T62 11871 11046 0 0

Assert Coverage for Instance : tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling.u_por_scanmode_sync
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
NumCopiesMustBeGreaterZero_A 1024 1024 0 0
OutputsKnown_A 132880815 132187762 0 0
gen_no_flops.OutputDelay_A 132880815 132187762 0 0


NumCopiesMustBeGreaterZero_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1024 1024 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T18 1 1 0 0
T19 1 1 0 0
T20 1 1 0 0
T21 1 1 0 0
T23 1 1 0 0
T48 1 1 0 0
T62 1 1 0 0

OutputsKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 132880815 132187762 0 0
T4 52150 50928 0 0
T5 52994 52500 0 0
T6 33677 32721 0 0
T18 34794 34402 0 0
T19 23584 22881 0 0
T20 62628 62128 0 0
T21 87118 86007 0 0
T23 26507 25919 0 0
T48 43841 43556 0 0
T62 11871 11046 0 0

gen_no_flops.OutputDelay_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 132880815 132187762 0 0
T4 52150 50928 0 0
T5 52994 52500 0 0
T6 33677 32721 0 0
T18 34794 34402 0 0
T19 23584 22881 0 0
T20 62628 62128 0 0
T21 87118 86007 0 0
T23 26507 25919 0 0
T48 43841 43556 0 0
T62 11871 11046 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%