Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T181,T182,T108
0	1	Covered	T181,T182,T305
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T182,T305
1	Covered	T181,T182,T108

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T182,T305
1	Covered	T181,T182,T108

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T181,T182,T305
1	1	Covered	T181,T182,T305

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T181,T182,T108
1	0	Covered	T181,T182,T305
1	1	Covered	T181,T182,T305

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T181,T182,T305

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T182,T108
0	Covered	T181,T182,T305

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T182,T108
0	Covered	T181,T182,T305

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	1058507792	1041068104	0	0
CheckNGreaterZero_A	2054	2054	0	0
GntImpliesReady_A	1058507792	8381	0	0
GntImpliesValid_A	1058507792	8381	0	0
GrantKnown_A	1058507792	1041068104	0	0
IdxKnown_A	1058507792	1041068104	0	0
IndexIsCorrect_A	1058507792	8381	0	0
NoReadyValidNoGrant_A	1058507792	0	0	0
Priority_A	1058507792	8381	0	0
ReadyAndValidImplyGrant_A	1058507792	8381	0	0
ReqAndReadyImplyGrant_A	1058507792	8381	0	0
ReqImpliesValid_A	1058507792	8381	0	0
ValidKnown_A	1058507792	1041068104	0	0
gen_data_port_assertion.DataFlow_A	1058507792	8381	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	1041068104	0	0
T1	439860	439620	0	0
T2	1220750	1220634	0	0
T3	165536	165420	0	0
T4	533732	533528	0	0
T31	466464	466230	0	0
T54	987902	987684	0	0
T58	901316	901092	0	0
T59	263008	262812	0	0
T60	304044	303928	0	0
T119	475542	475294	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2054	2054	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T4	2	2	0	0
T31	2	2	0	0
T54	2	2	0	0
T58	2	2	0	0
T59	2	2	0	0
T60	2	2	0	0
T119	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	1041068104	0	0
T1	439860	439620	0	0
T2	1220750	1220634	0	0
T3	165536	165420	0	0
T4	533732	533528	0	0
T31	466464	466230	0	0
T54	987902	987684	0	0
T58	901316	901092	0	0
T59	263008	262812	0	0
T60	304044	303928	0	0
T119	475542	475294	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	1041068104	0	0
T1	439860	439620	0	0
T2	1220750	1220634	0	0
T3	165536	165420	0	0
T4	533732	533528	0	0
T31	466464	466230	0	0
T54	987902	987684	0	0
T58	901316	901092	0	0
T59	263008	262812	0	0
T60	304044	303928	0	0
T119	475542	475294	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	1041068104	0	0
T1	439860	439620	0	0
T2	1220750	1220634	0	0
T3	165536	165420	0	0
T4	533732	533528	0	0
T31	466464	466230	0	0
T54	987902	987684	0	0
T58	901316	901092	0	0
T59	263008	262812	0	0
T60	304044	303928	0	0
T119	475542	475294	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1058507792	8381	0	0
T39	313956	0	0	0
T52	320372	0	0	0
T181	153864	2793	0	0
T182	0	2793	0	0
T272	446388	0	0	0
T305	0	2795	0	0
T403	531882	0	0	0
T404	557770	0	0	0
T405	256876	0	0	0
T406	267602	0	0	0
T407	479916	0	0	0
T408	253890	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T181,T182,T108
0	1	Covered	T181,T182,T305
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T182,T305
1	Covered	T181,T182,T108

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T182,T305
1	Covered	T181,T182,T108

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T181,T182,T305
1	1	Covered	T181,T182,T305

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T181,T182,T108
1	0	Covered	T181,T182,T305
1	1	Covered	T181,T182,T305

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T181,T182,T305

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T182,T108
0	Covered	T181,T182,T305

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T182,T108
0	Covered	T181,T182,T305

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	529253896	520534052	0	0
CheckNGreaterZero_A	1027	1027	0	0
GntImpliesReady_A	529253896	5193	0	0
GntImpliesValid_A	529253896	5193	0	0
GrantKnown_A	529253896	520534052	0	0
IdxKnown_A	529253896	520534052	0	0
IndexIsCorrect_A	529253896	5193	0	0
NoReadyValidNoGrant_A	529253896	0	0	0
Priority_A	529253896	5193	0	0
ReadyAndValidImplyGrant_A	529253896	5193	0	0
ReqAndReadyImplyGrant_A	529253896	5193	0	0
ReqImpliesValid_A	529253896	5193	0	0
ValidKnown_A	529253896	520534052	0	0
gen_data_port_assertion.DataFlow_A	529253896	5193	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1027	1027	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T31	1	1	0	0
T54	1	1	0	0
T58	1	1	0	0
T59	1	1	0	0
T60	1	1	0	0
T119	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	5193	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1731	0	0
T182	0	1730	0	0
T272	223194	0	0	0
T305	0	1732	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T181,T182,T305
0	1	Covered	T181,T182,T305
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T182,T305
1	Covered	T181,T182,T305

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T181,T182,T305
1	Covered	T181,T182,T305

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T181,T182,T305
1	1	Covered	T181,T182,T305

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T181,T182,T305
1	0	Covered	T181,T182,T305
1	1	Covered	T181,T182,T305

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T181,T182,T305

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T182,T305
0	Covered	T181,T182,T305

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T181,T182,T305
0	Covered	T181,T182,T305

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	529253896	520534052	0	0
CheckNGreaterZero_A	1027	1027	0	0
GntImpliesReady_A	529253896	3188	0	0
GntImpliesValid_A	529253896	3188	0	0
GrantKnown_A	529253896	520534052	0	0
IdxKnown_A	529253896	520534052	0	0
IndexIsCorrect_A	529253896	3188	0	0
NoReadyValidNoGrant_A	529253896	0	0	0
Priority_A	529253896	3188	0	0
ReadyAndValidImplyGrant_A	529253896	3188	0	0
ReqAndReadyImplyGrant_A	529253896	3188	0	0
ReqImpliesValid_A	529253896	3188	0	0
ValidKnown_A	529253896	520534052	0	0
gen_data_port_assertion.DataFlow_A	529253896	3188	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1027	1027	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T31	1	1	0	0
T54	1	1	0	0
T58	1	1	0	0
T59	1	1	0	0
T60	1	1	0	0
T119	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	520534052	0	0
T1	219930	219810	0	0
T2	610375	610317	0	0
T3	82768	82710	0	0
T4	266866	266764	0	0
T31	233232	233115	0	0
T54	493951	493842	0	0
T58	450658	450546	0	0
T59	131504	131406	0	0
T60	152022	151964	0	0
T119	237771	237647	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	529253896	3188	0	0
T39	156978	0	0	0
T52	160186	0	0	0
T181	76932	1062	0	0
T182	0	1063	0	0
T272	223194	0	0	0
T305	0	1063	0	0
T403	265941	0	0	0
T404	278885	0	0	0
T405	128438	0	0	0
T406	133801	0	0	0
T407	239958	0	0	0
T408	126945	0	0	0