Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T188,T303,T304
0	1	Covered	T188,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T188,T303,T304
1	Covered	T188,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T188,T303,T304
1	Covered	T188,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T188,T303,T304
1	1	Covered	T188,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T188,T303,T304
1	0	Covered	T188,T303,T304
1	1	Covered	T188,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T188,T303,T304

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T188,T303,T304
0	Covered	T188,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T188,T303,T304
0	Covered	T188,T303,T304

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	1057674188	1042433050	0	0
CheckNGreaterZero_A	2050	2050	0	0
GntImpliesReady_A	1057674188	8380	0	0
GntImpliesValid_A	1057674188	8380	0	0
GrantKnown_A	1057674188	1042433050	0	0
IdxKnown_A	1057674188	1042433050	0	0
IndexIsCorrect_A	1057674188	8380	0	0
NoReadyValidNoGrant_A	1057674188	0	0	0
Priority_A	1057674188	8380	0	0
ReadyAndValidImplyGrant_A	1057674188	8380	0	0
ReqAndReadyImplyGrant_A	1057674188	8380	0	0
ReqImpliesValid_A	1057674188	8380	0	0
ValidKnown_A	1057674188	1042433050	0	0
gen_data_port_assertion.DataFlow_A	1057674188	8380	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	1042433050	0	0
T1	121530	121414	0	0
T2	181516	181414	0	0
T3	290746	290630	0	0
T4	573770	573558	0	0
T5	203806	203686	0	0
T30	440920	440708	0	0
T59	1139718	1139514	0	0
T63	587712	587472	0	0
T90	174446	174344	0	0
T91	423436	423326	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2050	2050	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T4	2	2	0	0
T5	2	2	0	0
T30	2	2	0	0
T59	2	2	0	0
T63	2	2	0	0
T90	2	2	0	0
T91	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	1042433050	0	0
T1	121530	121414	0	0
T2	181516	181414	0	0
T3	290746	290630	0	0
T4	573770	573558	0	0
T5	203806	203686	0	0
T30	440920	440708	0	0
T59	1139718	1139514	0	0
T63	587712	587472	0	0
T90	174446	174344	0	0
T91	423436	423326	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	1042433050	0	0
T1	121530	121414	0	0
T2	181516	181414	0	0
T3	290746	290630	0	0
T4	573770	573558	0	0
T5	203806	203686	0	0
T30	440920	440708	0	0
T59	1139718	1139514	0	0
T63	587712	587472	0	0
T90	174446	174344	0	0
T91	423436	423326	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	1042433050	0	0
T1	121530	121414	0	0
T2	181516	181414	0	0
T3	290746	290630	0	0
T4	573770	573558	0	0
T5	203806	203686	0	0
T30	440920	440708	0	0
T59	1139718	1139514	0	0
T63	587712	587472	0	0
T90	174446	174344	0	0
T91	423436	423326	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1057674188	8380	0	0
T127	1258672	0	0	0
T175	795536	0	0	0
T178	924444	0	0	0
T188	223696	2790	0	0
T260	223744	0	0	0
T303	0	2797	0	0
T304	0	2793	0	0
T401	279366	0	0	0
T402	297526	0	0	0
T403	1187054	0	0	0
T404	307730	0	0	0
T405	692524	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T188,T303,T304
0	1	Covered	T188,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T188,T303,T304
1	Covered	T188,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T188,T303,T304
1	Covered	T188,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T188,T303,T304
1	1	Covered	T188,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T188,T303,T304
1	0	Covered	T188,T303,T304
1	1	Covered	T188,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T188,T303,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T188,T303,T304
0	Covered	T188,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T188,T303,T304
0	Covered	T188,T303,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	528837094	521216525	0	0
CheckNGreaterZero_A	1025	1025	0	0
GntImpliesReady_A	528837094	5194	0	0
GntImpliesValid_A	528837094	5194	0	0
GrantKnown_A	528837094	521216525	0	0
IdxKnown_A	528837094	521216525	0	0
IndexIsCorrect_A	528837094	5194	0	0
NoReadyValidNoGrant_A	528837094	0	0	0
Priority_A	528837094	5194	0	0
ReadyAndValidImplyGrant_A	528837094	5194	0	0
ReqAndReadyImplyGrant_A	528837094	5194	0	0
ReqImpliesValid_A	528837094	5194	0	0
ValidKnown_A	528837094	521216525	0	0
gen_data_port_assertion.DataFlow_A	528837094	5194	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1025	1025	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T30	1	1	0	0
T59	1	1	0	0
T63	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	5194	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1728	0	0
T260	111872	0	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T188,T303,T304
0	1	Covered	T188,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T188,T303,T304
1	Covered	T188,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T188,T303,T304
1	Covered	T188,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T188,T303,T304
1	1	Covered	T188,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T188,T303,T304
1	0	Covered	T188,T303,T304
1	1	Covered	T188,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T188,T303,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T188,T303,T304
0	Covered	T188,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T188,T303,T304
0	Covered	T188,T303,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	528837094	521216525	0	0
CheckNGreaterZero_A	1025	1025	0	0
GntImpliesReady_A	528837094	3186	0	0
GntImpliesValid_A	528837094	3186	0	0
GrantKnown_A	528837094	521216525	0	0
IdxKnown_A	528837094	521216525	0	0
IndexIsCorrect_A	528837094	3186	0	0
NoReadyValidNoGrant_A	528837094	0	0	0
Priority_A	528837094	3186	0	0
ReadyAndValidImplyGrant_A	528837094	3186	0	0
ReqAndReadyImplyGrant_A	528837094	3186	0	0
ReqImpliesValid_A	528837094	3186	0	0
ValidKnown_A	528837094	521216525	0	0
gen_data_port_assertion.DataFlow_A	528837094	3186	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1025	1025	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T30	1	1	0	0
T59	1	1	0	0
T63	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	521216525	0	0
T1	60765	60707	0	0
T2	90758	90707	0	0
T3	145373	145315	0	0
T4	286885	286779	0	0
T5	101903	101843	0	0
T30	220460	220354	0	0
T59	569859	569757	0	0
T63	293856	293736	0	0
T90	87223	87172	0	0
T91	211718	211663	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	528837094	3186	0	0
T127	629336	0	0	0
T175	397768	0	0	0
T178	462222	0	0	0
T188	111848	1062	0	0
T260	111872	0	0	0
T303	0	1063	0	0
T304	0	1061	0	0
T401	139683	0	0	0
T402	148763	0	0	0
T403	593527	0	0	0
T404	153865	0	0	0
T405	346262	0	0	0