Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T163,T166,T291
0	1	Covered	T163,T166,T291
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T163,T166,T291
1	Covered	T163,T166,T291

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T163,T166,T291
1	Covered	T163,T166,T291

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T163,T166,T291
1	1	Covered	T163,T166,T291

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T163,T166,T291
1	0	Covered	T163,T166,T291
1	1	Covered	T163,T166,T291

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T163,T166,T291

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T163,T166,T291
0	Covered	T163,T166,T291

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T163,T166,T291
0	Covered	T163,T166,T291

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	1033553022	1022300596	0	0
CheckNGreaterZero_A	2054	2054	0	0
GntImpliesReady_A	1033553022	8384	0	0
GntImpliesValid_A	1033553022	8384	0	0
GrantKnown_A	1033553022	1022300596	0	0
IdxKnown_A	1033553022	1022300596	0	0
IndexIsCorrect_A	1033553022	8384	0	0
NoReadyValidNoGrant_A	1033553022	0	0	0
Priority_A	1033553022	8384	0	0
ReadyAndValidImplyGrant_A	1033553022	8384	0	0
ReqAndReadyImplyGrant_A	1033553022	8384	0	0
ReqImpliesValid_A	1033553022	8384	0	0
ValidKnown_A	1033553022	1022300596	0	0
gen_data_port_assertion.DataFlow_A	1033553022	8384	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	1022300596	0	0
T1	246816	246792	0	0
T2	402488	402276	0	0
T3	305242	305140	0	0
T4	381372	381256	0	0
T5	235936	235820	0	0
T6	839400	839336	0	0
T31	901100	900772	0	0
T32	137168	137052	0	0
T36	384140	383944	0	0
T47	650872	650762	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2054	2054	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T31	2	2	0	0
T32	2	2	0	0
T36	2	2	0	0
T47	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	1022300596	0	0
T1	246816	246792	0	0
T2	402488	402276	0	0
T3	305242	305140	0	0
T4	381372	381256	0	0
T5	235936	235820	0	0
T6	839400	839336	0	0
T31	901100	900772	0	0
T32	137168	137052	0	0
T36	384140	383944	0	0
T47	650872	650762	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	1022300596	0	0
T1	246816	246792	0	0
T2	402488	402276	0	0
T3	305242	305140	0	0
T4	381372	381256	0	0
T5	235936	235820	0	0
T6	839400	839336	0	0
T31	901100	900772	0	0
T32	137168	137052	0	0
T36	384140	383944	0	0
T47	650872	650762	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	1022300596	0	0
T1	246816	246792	0	0
T2	402488	402276	0	0
T3	305242	305140	0	0
T4	381372	381256	0	0
T5	235936	235820	0	0
T6	839400	839336	0	0
T31	901100	900772	0	0
T32	137168	137052	0	0
T36	384140	383944	0	0
T47	650872	650762	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1033553022	8384	0	0
T13	210662	0	0	0
T163	202058	2794	0	0
T166	0	2796	0	0
T211	1188578	0	0	0
T219	847876	0	0	0
T291	0	2794	0	0
T292	462034	0	0	0
T293	165636	0	0	0
T294	433886	0	0	0
T295	326204	0	0	0
T296	736818	0	0	0
T297	320130	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T163,T166,T291
0	1	Covered	T163,T166,T291
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T163,T166,T291
1	Covered	T163,T166,T291

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T163,T166,T291
1	Covered	T163,T166,T291

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T163,T166,T291
1	1	Covered	T163,T166,T291

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T163,T166,T291
1	0	Covered	T163,T166,T291
1	1	Covered	T163,T166,T291

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T163,T166,T291

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T163,T166,T291
0	Covered	T163,T166,T291

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T163,T166,T291
0	Covered	T163,T166,T291

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	516776511	511150298	0	0
CheckNGreaterZero_A	1027	1027	0	0
GntImpliesReady_A	516776511	5194	0	0
GntImpliesValid_A	516776511	5194	0	0
GrantKnown_A	516776511	511150298	0	0
IdxKnown_A	516776511	511150298	0	0
IndexIsCorrect_A	516776511	5194	0	0
NoReadyValidNoGrant_A	516776511	0	0	0
Priority_A	516776511	5194	0	0
ReadyAndValidImplyGrant_A	516776511	5194	0	0
ReqAndReadyImplyGrant_A	516776511	5194	0	0
ReqImpliesValid_A	516776511	5194	0	0
ValidKnown_A	516776511	511150298	0	0
gen_data_port_assertion.DataFlow_A	516776511	5194	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1027	1027	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0
T36	1	1	0	0
T47	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	5194	0	0
T13	105331	0	0	0
T163	101029	1730	0	0
T166	0	1732	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1732	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T163,T166,T291
0	1	Covered	T163,T166,T291
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T163,T166,T291
1	Covered	T163,T166,T291

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T163,T166,T291
1	Covered	T163,T166,T291

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T163,T166,T291
1	1	Covered	T163,T166,T291

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T163,T166,T291
1	0	Covered	T163,T166,T291
1	1	Covered	T163,T166,T291

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T163,T166,T291

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T163,T166,T291
0	Covered	T163,T166,T291

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T163,T166,T291
0	Covered	T163,T166,T291

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	516776511	511150298	0	0
CheckNGreaterZero_A	1027	1027	0	0
GntImpliesReady_A	516776511	3190	0	0
GntImpliesValid_A	516776511	3190	0	0
GrantKnown_A	516776511	511150298	0	0
IdxKnown_A	516776511	511150298	0	0
IndexIsCorrect_A	516776511	3190	0	0
NoReadyValidNoGrant_A	516776511	0	0	0
Priority_A	516776511	3190	0	0
ReadyAndValidImplyGrant_A	516776511	3190	0	0
ReqAndReadyImplyGrant_A	516776511	3190	0	0
ReqImpliesValid_A	516776511	3190	0	0
ValidKnown_A	516776511	511150298	0	0
gen_data_port_assertion.DataFlow_A	516776511	3190	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1027	1027	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0
T36	1	1	0	0
T47	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	511150298	0	0
T1	123408	123396	0	0
T2	201244	201138	0	0
T3	152621	152570	0	0
T4	190686	190628	0	0
T5	117968	117910	0	0
T6	419700	419668	0	0
T31	450550	450386	0	0
T32	68584	68526	0	0
T36	192070	191972	0	0
T47	325436	325381	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	516776511	3190	0	0
T13	105331	0	0	0
T163	101029	1064	0	0
T166	0	1064	0	0
T211	594289	0	0	0
T219	423938	0	0	0
T291	0	1062	0	0
T292	231017	0	0	0
T293	82818	0	0	0
T294	216943	0	0	0
T295	163102	0	0	0
T296	368409	0	0	0
T297	160065	0	0	0