Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T176,T177,T304
0	1	Covered	T176,T177,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T176,T177,T304
1	Covered	T176,T177,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T176,T177,T304
1	Covered	T176,T177,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T176,T177,T304
1	1	Covered	T176,T177,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T176,T177,T304
1	0	Covered	T176,T177,T304
1	1	Covered	T176,T177,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T176,T177,T304

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T176,T177,T304
0	Covered	T176,T177,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T176,T177,T304
0	Covered	T176,T177,T304

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	1060236968	1040952038	0	0
CheckNGreaterZero_A	2054	2054	0	0
GntImpliesReady_A	1060236968	8381	0	0
GntImpliesValid_A	1060236968	8381	0	0
GrantKnown_A	1060236968	1040952038	0	0
IdxKnown_A	1060236968	1040952038	0	0
IndexIsCorrect_A	1060236968	8381	0	0
NoReadyValidNoGrant_A	1060236968	0	0	0
Priority_A	1060236968	8381	0	0
ReadyAndValidImplyGrant_A	1060236968	8381	0	0
ReqAndReadyImplyGrant_A	1060236968	8381	0	0
ReqImpliesValid_A	1060236968	8381	0	0
ValidKnown_A	1060236968	1040952038	0	0
gen_data_port_assertion.DataFlow_A	1060236968	8381	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	1040952038	0	0
T1	353568	353356	0	0
T2	1656152	1656028	0	0
T3	238026	237902	0	0
T4	454364	454152	0	0
T5	257488	257372	0	0
T6	407622	407498	0	0
T7	1805476	1804208	0	0
T19	343444	343342	0	0
T35	330414	330188	0	0
T83	423324	423104	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2054	2054	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T7	2	2	0	0
T19	2	2	0	0
T35	2	2	0	0
T83	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	1040952038	0	0
T1	353568	353356	0	0
T2	1656152	1656028	0	0
T3	238026	237902	0	0
T4	454364	454152	0	0
T5	257488	257372	0	0
T6	407622	407498	0	0
T7	1805476	1804208	0	0
T19	343444	343342	0	0
T35	330414	330188	0	0
T83	423324	423104	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	1040952038	0	0
T1	353568	353356	0	0
T2	1656152	1656028	0	0
T3	238026	237902	0	0
T4	454364	454152	0	0
T5	257488	257372	0	0
T6	407622	407498	0	0
T7	1805476	1804208	0	0
T19	343444	343342	0	0
T35	330414	330188	0	0
T83	423324	423104	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	1040952038	0	0
T1	353568	353356	0	0
T2	1656152	1656028	0	0
T3	238026	237902	0	0
T4	454364	454152	0	0
T5	257488	257372	0	0
T6	407622	407498	0	0
T7	1805476	1804208	0	0
T19	343444	343342	0	0
T35	330414	330188	0	0
T83	423324	423104	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1060236968	8381	0	0
T48	259656	0	0	0
T55	244966	0	0	0
T78	1084716	0	0	0
T139	263534	0	0	0
T176	209340	2789	0	0
T177	0	2798	0	0
T304	0	2794	0	0
T306	208236	0	0	0
T307	565056	0	0	0
T308	208126	0	0	0
T309	470766	0	0	0
T310	260794	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T176,T177,T304
0	1	Covered	T176,T177,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T176,T177,T304
1	Covered	T176,T177,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T176,T177,T304
1	Covered	T176,T177,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T176,T177,T304
1	1	Covered	T176,T177,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T176,T177,T304
1	0	Covered	T176,T177,T304
1	1	Covered	T176,T177,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T176,T177,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T176,T177,T304
0	Covered	T176,T177,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T176,T177,T304
0	Covered	T176,T177,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	530118484	520476019	0	0
CheckNGreaterZero_A	1027	1027	0	0
GntImpliesReady_A	530118484	5190	0	0
GntImpliesValid_A	530118484	5190	0	0
GrantKnown_A	530118484	520476019	0	0
IdxKnown_A	530118484	520476019	0	0
IndexIsCorrect_A	530118484	5190	0	0
NoReadyValidNoGrant_A	530118484	0	0	0
Priority_A	530118484	5190	0	0
ReadyAndValidImplyGrant_A	530118484	5190	0	0
ReqAndReadyImplyGrant_A	530118484	5190	0	0
ReqImpliesValid_A	530118484	5190	0	0
ValidKnown_A	530118484	520476019	0	0
gen_data_port_assertion.DataFlow_A	530118484	5190	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1027	1027	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T19	1	1	0	0
T35	1	1	0	0
T83	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	5190	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1726	0	0
T177	0	1734	0	0
T304	0	1730	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T176,T177,T304
0	1	Covered	T176,T177,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T176,T177,T304
1	Covered	T176,T177,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T176,T177,T304
1	Covered	T176,T177,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T176,T177,T304
1	1	Covered	T176,T177,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T176,T177,T304
1	0	Covered	T176,T177,T304
1	1	Covered	T176,T177,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T176,T177,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T176,T177,T304
0	Covered	T176,T177,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T176,T177,T304
0	Covered	T176,T177,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	530118484	520476019	0	0
CheckNGreaterZero_A	1027	1027	0	0
GntImpliesReady_A	530118484	3191	0	0
GntImpliesValid_A	530118484	3191	0	0
GrantKnown_A	530118484	520476019	0	0
IdxKnown_A	530118484	520476019	0	0
IndexIsCorrect_A	530118484	3191	0	0
NoReadyValidNoGrant_A	530118484	0	0	0
Priority_A	530118484	3191	0	0
ReadyAndValidImplyGrant_A	530118484	3191	0	0
ReqAndReadyImplyGrant_A	530118484	3191	0	0
ReqImpliesValid_A	530118484	3191	0	0
ValidKnown_A	530118484	520476019	0	0
gen_data_port_assertion.DataFlow_A	530118484	3191	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1027	1027	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T19	1	1	0	0
T35	1	1	0	0
T83	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	520476019	0	0
T1	176784	176678	0	0
T2	828076	828014	0	0
T3	119013	118951	0	0
T4	227182	227076	0	0
T5	128744	128686	0	0
T6	203811	203749	0	0
T7	902738	902104	0	0
T19	171722	171671	0	0
T35	165207	165094	0	0
T83	211662	211552	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	530118484	3191	0	0
T48	129828	0	0	0
T55	122483	0	0	0
T78	542358	0	0	0
T139	131767	0	0	0
T176	104670	1063	0	0
T177	0	1064	0	0
T304	0	1064	0	0
T306	104118	0	0	0
T307	282528	0	0	0
T308	104063	0	0	0
T309	235383	0	0	0
T310	130397	0	0	0