Unified Coverage Report :: Module :: prim_double_lfsr

Module : prim_double_lfsr

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_17/alert_handler-sim-vcs/default/sim-vcs/../src/lowrisc_prim_double_lfsr_0/rtl/prim_double_lfsr.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_ping_timer.u_prim_double_lfsr	100.00	100.00	100.00				100.00

---

Module Instance : tb.dut.u_ping_timer.u_prim_double_lfsr

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00	100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.46	100.00	97.30		100.00	100.00	100.00	u_ping_timer

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_double_lfsr[0].u_prim_buf_input	100.00	100.00
gen_double_lfsr[0].u_prim_buf_output	100.00	100.00
gen_double_lfsr[0].u_prim_lfsr	100.00			100.00
gen_double_lfsr[1].u_prim_buf_input	100.00	100.00
gen_double_lfsr[1].u_prim_buf_output	100.00	100.00
gen_double_lfsr[1].u_prim_lfsr	100.00			100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : prim_double_lfsr

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	102	1	1	100.00
CONT_ASSIGN	103	1	1	100.00

101                       // Output the state from the first LFSR
102        1/1            assign state_o = lfsr_state[0][StateOutDw-1:0];
           Tests:       T1 T2 T3 
103        1/1            assign err_o = lfsr_state[0] != lfsr_state[1];
           Tests:       T1 T2 T3 

---

Cond Coverage for Module : prim_double_lfsr

	Total	Covered	Percent
Conditions	2	2	100.00
Logical	2	2	100.00
Non-Logical	0	0
Event	0	0

 LINE       103
 EXPRESSION (lfsr_state[0] != lfsr_state[1])
            ----------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T5,T6,T9

---

Assert Coverage for Module : prim_double_lfsr

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AssertConnected_A	623	623	0	0

AssertConnected_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	623	623	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T10	1	1	0	0
T11	1	1	0	0
T12	1	1	0	0
T14	1	1	0	0
T16	1	1	0	0