Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.47 99.10 95.68 100.00 100.00 98.70 97.02 98.80


Total test records in report: 995
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T555 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_clk_handshake_intersig_mubi.4105522154 Oct 02 09:04:36 PM UTC 24 Oct 02 09:04:42 PM UTC 24 31757602 ps
T556 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_stress_all.469409684 Oct 02 09:04:36 PM UTC 24 Oct 02 09:04:42 PM UTC 24 51117571 ps
T557 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_div_intersig_mubi.484172861 Oct 02 09:04:53 PM UTC 24 Oct 02 09:04:56 PM UTC 24 23612332 ps
T558 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_clk_status.3508634107 Oct 02 09:04:37 PM UTC 24 Oct 02 09:04:42 PM UTC 24 54609860 ps
T559 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_idle_intersig_mubi.164263503 Oct 02 09:04:37 PM UTC 24 Oct 02 09:04:42 PM UTC 24 32719050 ps
T560 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_extclk.2971058963 Oct 02 09:04:36 PM UTC 24 Oct 02 09:04:42 PM UTC 24 84334568 ps
T561 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_alert_test.2438455663 Oct 02 09:04:40 PM UTC 24 Oct 02 09:04:42 PM UTC 24 15962330 ps
T562 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_trans.2194459560 Oct 02 09:04:37 PM UTC 24 Oct 02 09:04:42 PM UTC 24 21503362 ps
T563 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_peri.1419195737 Oct 02 09:04:37 PM UTC 24 Oct 02 09:04:42 PM UTC 24 102446661 ps
T564 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_regwen.999491085 Oct 02 09:04:36 PM UTC 24 Oct 02 09:04:42 PM UTC 24 287201070 ps
T565 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_frequency.883405756 Oct 02 09:04:36 PM UTC 24 Oct 02 09:04:43 PM UTC 24 930246169 ps
T566 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_frequency_timeout.2199658577 Oct 02 09:04:37 PM UTC 24 Oct 02 09:04:43 PM UTC 24 266450868 ps
T567 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_regwen.2477703956 Oct 02 09:04:38 PM UTC 24 Oct 02 09:04:43 PM UTC 24 444044593 ps
T568 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_frequency.3446306351 Oct 02 09:04:36 PM UTC 24 Oct 02 09:04:43 PM UTC 24 201721164 ps
T569 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_stress_all_with_rand_reset.3209149611 Oct 02 09:04:03 PM UTC 24 Oct 02 09:04:44 PM UTC 24 4645008093 ps
T570 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_stress_all.3946209256 Oct 02 09:04:25 PM UTC 24 Oct 02 09:04:45 PM UTC 24 4299413855 ps
T571 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_clk_status.3522094933 Oct 02 09:04:44 PM UTC 24 Oct 02 09:04:45 PM UTC 24 14132403 ps
T572 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_peri.3137985749 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:45 PM UTC 24 14863817 ps
T573 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_trans.683528896 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:45 PM UTC 24 19979678 ps
T574 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_smoke.2653523735 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 36597831 ps
T575 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_extclk.1201290282 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 82569443 ps
T576 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_idle_intersig_mubi.3059602309 Oct 02 09:04:44 PM UTC 24 Oct 02 09:04:46 PM UTC 24 24828729 ps
T577 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_alert_test.3799476541 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 58278155 ps
T578 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_lc_ctrl_intersig_mubi.2886631954 Oct 02 09:04:44 PM UTC 24 Oct 02 09:04:46 PM UTC 24 18012560 ps
T579 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_clk_status.2488223907 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 14945898 ps
T580 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_trans.1750888045 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 34993116 ps
T581 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_lc_ctrl_intersig_mubi.4166813313 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 17617142 ps
T582 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_lc_clk_byp_req_intersig_mubi.2546793620 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 25074017 ps
T583 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_idle_intersig_mubi.3181238850 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 96335291 ps
T584 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_frequency_timeout.1604105306 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:46 PM UTC 24 133753371 ps
T585 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_clk_handshake_intersig_mubi.1679752093 Oct 02 09:04:45 PM UTC 24 Oct 02 09:04:50 PM UTC 24 18994020 ps
T586 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_lc_clk_byp_req_intersig_mubi.2213727231 Oct 02 09:04:45 PM UTC 24 Oct 02 09:04:50 PM UTC 24 46240092 ps
T587 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_extclk.2448798788 Oct 02 09:04:42 PM UTC 24 Oct 02 09:04:50 PM UTC 24 68258959 ps
T588 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_clk_status.2926191830 Oct 02 09:04:48 PM UTC 24 Oct 02 09:04:50 PM UTC 24 16138234 ps
T589 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_lc_ctrl_intersig_mubi.567484675 Oct 02 09:04:48 PM UTC 24 Oct 02 09:04:50 PM UTC 24 21207107 ps
T590 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_trans.261734326 Oct 02 09:04:47 PM UTC 24 Oct 02 09:04:51 PM UTC 24 25463240 ps
T591 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_peri.1804978893 Oct 02 09:04:42 PM UTC 24 Oct 02 09:04:51 PM UTC 24 17692523 ps
T592 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_lc_clk_byp_req_intersig_mubi.1371285039 Oct 02 09:04:48 PM UTC 24 Oct 02 09:04:51 PM UTC 24 15653267 ps
T593 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_idle_intersig_mubi.846039363 Oct 02 09:04:48 PM UTC 24 Oct 02 09:04:51 PM UTC 24 105106870 ps
T594 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_clk_handshake_intersig_mubi.174831972 Oct 02 09:04:48 PM UTC 24 Oct 02 09:04:51 PM UTC 24 37125252 ps
T595 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_div_intersig_mubi.4158764469 Oct 02 09:04:48 PM UTC 24 Oct 02 09:04:51 PM UTC 24 69141149 ps
T596 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_smoke.193266623 Oct 02 09:04:41 PM UTC 24 Oct 02 09:04:51 PM UTC 24 25342859 ps
T597 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_alert_test.2775967110 Oct 02 09:04:46 PM UTC 24 Oct 02 09:04:51 PM UTC 24 35993616 ps
T598 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_regwen.2021088328 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:51 PM UTC 24 1295154870 ps
T599 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_extclk.1463577126 Oct 02 09:04:46 PM UTC 24 Oct 02 09:04:51 PM UTC 24 61564809 ps
T600 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_peri.803800020 Oct 02 09:04:46 PM UTC 24 Oct 02 09:04:51 PM UTC 24 16041052 ps
T601 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_smoke.388738787 Oct 02 09:04:46 PM UTC 24 Oct 02 09:04:52 PM UTC 24 139037157 ps
T602 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_stress_all.2112282848 Oct 02 09:03:57 PM UTC 24 Oct 02 09:04:52 PM UTC 24 9878139416 ps
T603 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_frequency_timeout.1359845017 Oct 02 09:04:46 PM UTC 24 Oct 02 09:04:53 PM UTC 24 269984039 ps
T604 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_frequency.1874704561 Oct 02 09:04:42 PM UTC 24 Oct 02 09:04:54 PM UTC 24 565657301 ps
T605 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_regwen.679228774 Oct 02 09:04:48 PM UTC 24 Oct 02 09:04:55 PM UTC 24 1351569772 ps
T606 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_peri.175108028 Oct 02 09:04:52 PM UTC 24 Oct 02 09:04:56 PM UTC 24 16272136 ps
T607 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_clk_status.605742198 Oct 02 09:04:53 PM UTC 24 Oct 02 09:04:56 PM UTC 24 36740227 ps
T608 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_clk_handshake_intersig_mubi.358745996 Oct 02 09:04:53 PM UTC 24 Oct 02 09:04:56 PM UTC 24 21386569 ps
T609 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_extclk.2931128892 Oct 02 09:04:51 PM UTC 24 Oct 02 09:04:56 PM UTC 24 50929242 ps
T610 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_lc_clk_byp_req_intersig_mubi.1310463181 Oct 02 09:04:53 PM UTC 24 Oct 02 09:04:56 PM UTC 24 32325676 ps
T611 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_idle_intersig_mubi.1734308953 Oct 02 09:04:53 PM UTC 24 Oct 02 09:04:56 PM UTC 24 40448390 ps
T612 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_trans.415685170 Oct 02 09:04:53 PM UTC 24 Oct 02 09:04:56 PM UTC 24 72148907 ps
T613 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_alert_test.3132408719 Oct 02 09:04:54 PM UTC 24 Oct 02 09:04:56 PM UTC 24 75094685 ps
T614 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_alert_test.3691261962 Oct 02 09:04:51 PM UTC 24 Oct 02 09:04:56 PM UTC 24 25925534 ps
T615 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_extclk.1496967147 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:10 PM UTC 24 73315787 ps
T616 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_smoke.3657606783 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:10 PM UTC 24 41499261 ps
T617 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_div_intersig_mubi.2675484705 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:56 PM UTC 24 25621782 ps
T618 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_clk_handshake_intersig_mubi.3180513715 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:56 PM UTC 24 23674153 ps
T619 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_trans.731743480 Oct 02 09:05:09 PM UTC 24 Oct 02 09:05:11 PM UTC 24 14199971 ps
T620 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_frequency.131159592 Oct 02 09:04:46 PM UTC 24 Oct 02 09:04:56 PM UTC 24 1328874726 ps
T621 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_frequency.2895281183 Oct 02 09:04:43 PM UTC 24 Oct 02 09:04:56 PM UTC 24 2485405180 ps
T622 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_div_intersig_mubi.1146927224 Oct 02 09:04:45 PM UTC 24 Oct 02 09:04:57 PM UTC 24 15709396 ps
T623 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_smoke.219123495 Oct 02 09:04:55 PM UTC 24 Oct 02 09:04:57 PM UTC 24 19483620 ps
T624 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_regwen.598737502 Oct 02 09:04:53 PM UTC 24 Oct 02 09:04:58 PM UTC 24 557309875 ps
T625 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_frequency_timeout.3450717650 Oct 02 09:04:51 PM UTC 24 Oct 02 09:04:59 PM UTC 24 667421908 ps
T626 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_peri.414684241 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:00 PM UTC 24 27781413 ps
T627 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_clk_status.3131048425 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:00 PM UTC 24 16756850 ps
T628 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_trans.2100504492 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:00 PM UTC 24 14415503 ps
T629 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_stress_all_with_rand_reset.3374998129 Oct 02 09:04:39 PM UTC 24 Oct 02 09:05:00 PM UTC 24 1800190296 ps
T630 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_regwen.1992227197 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:11 PM UTC 24 262072999 ps
T631 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_frequency_timeout.975814273 Oct 02 09:04:42 PM UTC 24 Oct 02 09:05:00 PM UTC 24 499429261 ps
T632 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_peri.2830638095 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:10 PM UTC 24 14818712 ps
T633 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_regwen.78179862 Oct 02 09:04:45 PM UTC 24 Oct 02 09:05:00 PM UTC 24 1207145041 ps
T634 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_stress_all_with_rand_reset.470235999 Oct 02 09:03:52 PM UTC 24 Oct 02 09:05:00 PM UTC 24 8643030184 ps
T635 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_div_intersig_mubi.3789240012 Oct 02 09:04:58 PM UTC 24 Oct 02 09:05:00 PM UTC 24 59507546 ps
T636 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_smoke.2672805723 Oct 02 09:04:58 PM UTC 24 Oct 02 09:05:01 PM UTC 24 32230662 ps
T637 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_alert_test.2308314100 Oct 02 09:04:58 PM UTC 24 Oct 02 09:05:01 PM UTC 24 102793908 ps
T638 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_peri.4031424478 Oct 02 09:04:59 PM UTC 24 Oct 02 09:05:01 PM UTC 24 34013903 ps
T639 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_extclk.3232508923 Oct 02 09:04:59 PM UTC 24 Oct 02 09:05:01 PM UTC 24 37359116 ps
T640 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_stress_all.2567348555 Oct 02 09:04:28 PM UTC 24 Oct 02 09:05:01 PM UTC 24 4341111094 ps
T641 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_clk_handshake_intersig_mubi.590410616 Oct 02 09:04:58 PM UTC 24 Oct 02 09:05:01 PM UTC 24 186476147 ps
T642 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_extclk.3130781631 Oct 02 09:04:56 PM UTC 24 Oct 02 09:05:02 PM UTC 24 41209625 ps
T643 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_lc_ctrl_intersig_mubi.345430408 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:02 PM UTC 24 19268787 ps
T644 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_stress_all.1911087018 Oct 02 09:04:51 PM UTC 24 Oct 02 09:05:02 PM UTC 24 1266467101 ps
T168 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_stress_all_with_rand_reset.4162406076 Oct 02 09:04:33 PM UTC 24 Oct 02 09:05:02 PM UTC 24 5192134110 ps
T645 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_idle_intersig_mubi.836352173 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:02 PM UTC 24 95361587 ps
T646 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_trans.542164561 Oct 02 09:05:00 PM UTC 24 Oct 02 09:05:02 PM UTC 24 38945181 ps
T647 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_lc_clk_byp_req_intersig_mubi.2393491455 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:03 PM UTC 24 207489190 ps
T648 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_idle_intersig_mubi.3941248889 Oct 02 09:05:01 PM UTC 24 Oct 02 09:05:03 PM UTC 24 22473241 ps
T649 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_clk_handshake_intersig_mubi.3179353377 Oct 02 09:05:01 PM UTC 24 Oct 02 09:05:03 PM UTC 24 16006978 ps
T650 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_div_intersig_mubi.1133728901 Oct 02 09:05:01 PM UTC 24 Oct 02 09:05:03 PM UTC 24 24988149 ps
T651 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_lc_clk_byp_req_intersig_mubi.3657425608 Oct 02 09:05:01 PM UTC 24 Oct 02 09:05:03 PM UTC 24 55590109 ps
T652 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_clk_status.2705275100 Oct 02 09:05:01 PM UTC 24 Oct 02 09:05:03 PM UTC 24 58034645 ps
T653 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_stress_all_with_rand_reset.1973401271 Oct 02 09:04:18 PM UTC 24 Oct 02 09:05:03 PM UTC 24 4550962293 ps
T654 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_lc_ctrl_intersig_mubi.1038033101 Oct 02 09:05:01 PM UTC 24 Oct 02 09:05:04 PM UTC 24 72512125 ps
T655 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_frequency_timeout.871547850 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:04 PM UTC 24 519275918 ps
T656 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_peri.2128289301 Oct 02 09:05:03 PM UTC 24 Oct 02 09:05:05 PM UTC 24 15629013 ps
T657 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_alert_test.1634788174 Oct 02 09:05:02 PM UTC 24 Oct 02 09:05:05 PM UTC 24 56757408 ps
T658 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_extclk.3317625692 Oct 02 09:05:02 PM UTC 24 Oct 02 09:05:05 PM UTC 24 111953654 ps
T659 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_regwen.1950862051 Oct 02 09:05:01 PM UTC 24 Oct 02 09:05:05 PM UTC 24 606164398 ps
T660 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_smoke.1261010539 Oct 02 09:05:02 PM UTC 24 Oct 02 09:05:05 PM UTC 24 44788676 ps
T661 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_stress_all.2272172938 Oct 02 09:04:34 PM UTC 24 Oct 02 09:05:05 PM UTC 24 3985980220 ps
T662 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_trans.2909764313 Oct 02 09:05:03 PM UTC 24 Oct 02 09:05:05 PM UTC 24 53241643 ps
T663 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_regwen.4153204278 Oct 02 09:04:58 PM UTC 24 Oct 02 09:05:05 PM UTC 24 973419159 ps
T664 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_frequency.804388201 Oct 02 09:05:02 PM UTC 24 Oct 02 09:05:06 PM UTC 24 228405581 ps
T665 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_clk_status.2141899639 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:06 PM UTC 24 14537386 ps
T666 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_frequency.3015031686 Oct 02 09:04:59 PM UTC 24 Oct 02 09:05:06 PM UTC 24 1101018976 ps
T667 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_clk_handshake_intersig_mubi.352259311 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:06 PM UTC 24 21750589 ps
T668 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_lc_clk_byp_req_intersig_mubi.1496359009 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:06 PM UTC 24 48009678 ps
T669 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_div_intersig_mubi.2299652005 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:06 PM UTC 24 20910245 ps
T670 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_lc_ctrl_intersig_mubi.2381487224 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:06 PM UTC 24 87916333 ps
T671 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_alert_test.11772892 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:07 PM UTC 24 52931131 ps
T672 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_idle_intersig_mubi.1417217000 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:07 PM UTC 24 102696725 ps
T673 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_smoke.275514216 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:07 PM UTC 24 21599136 ps
T674 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_extclk.2097668401 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:07 PM UTC 24 22438940 ps
T675 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_clk_status.3063262318 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:08 PM UTC 24 19106329 ps
T676 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_peri.3094497174 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:08 PM UTC 24 33476729 ps
T677 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_lc_ctrl_intersig_mubi.232929456 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:08 PM UTC 24 16427295 ps
T678 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_lc_clk_byp_req_intersig_mubi.1180122458 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:08 PM UTC 24 19330950 ps
T679 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_frequency_timeout.3804873297 Oct 02 09:04:59 PM UTC 24 Oct 02 09:05:08 PM UTC 24 979729776 ps
T680 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_idle_intersig_mubi.567390049 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:08 PM UTC 24 93682896 ps
T681 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_trans.1537252181 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:08 PM UTC 24 27824053 ps
T682 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_frequency.2595488863 Oct 02 09:04:57 PM UTC 24 Oct 02 09:05:10 PM UTC 24 1040160703 ps
T683 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_stress_all.2269013274 Oct 02 09:04:43 PM UTC 24 Oct 02 09:05:09 PM UTC 24 3492849623 ps
T684 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_frequency_timeout.4223642311 Oct 02 09:05:02 PM UTC 24 Oct 02 09:05:09 PM UTC 24 1015579295 ps
T685 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_frequency_timeout.3932137479 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:10 PM UTC 24 531747505 ps
T686 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_frequency.928349 Oct 02 09:05:06 PM UTC 24 Oct 02 09:05:10 PM UTC 24 449997641 ps
T687 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_clk_handshake_intersig_mubi.1867660450 Oct 02 09:05:07 PM UTC 24 Oct 02 09:05:10 PM UTC 24 24794748 ps
T688 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_alert_test.2997523921 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:10 PM UTC 24 99299652 ps
T689 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_div_intersig_mubi.1291074859 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:10 PM UTC 24 46777974 ps
T690 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_clk_status.253243866 Oct 02 09:05:09 PM UTC 24 Oct 02 09:05:11 PM UTC 24 16927072 ps
T691 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_regwen.1279598037 Oct 02 09:05:04 PM UTC 24 Oct 02 09:05:11 PM UTC 24 1213451321 ps
T692 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_frequency.2035848779 Oct 02 09:04:51 PM UTC 24 Oct 02 09:05:11 PM UTC 24 1878025153 ps
T693 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_stress_all.1898276636 Oct 02 09:04:40 PM UTC 24 Oct 02 09:05:11 PM UTC 24 3863606831 ps
T694 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_lc_clk_byp_req_intersig_mubi.1183312337 Oct 02 09:05:10 PM UTC 24 Oct 02 09:05:12 PM UTC 24 16478447 ps
T695 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_lc_ctrl_intersig_mubi.1454480612 Oct 02 09:05:10 PM UTC 24 Oct 02 09:05:12 PM UTC 24 77617259 ps
T696 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_div_intersig_mubi.2484071585 Oct 02 09:05:10 PM UTC 24 Oct 02 09:05:12 PM UTC 24 39351001 ps
T697 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_idle_intersig_mubi.787548155 Oct 02 09:05:10 PM UTC 24 Oct 02 09:05:12 PM UTC 24 137828381 ps
T698 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_clk_handshake_intersig_mubi.3062066495 Oct 02 09:05:10 PM UTC 24 Oct 02 09:05:12 PM UTC 24 88400932 ps
T699 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_regwen.440860913 Oct 02 09:05:10 PM UTC 24 Oct 02 09:05:13 PM UTC 24 258549037 ps
T700 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_idle_intersig_mubi.2121908914 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 13037120 ps
T701 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_extclk.584111410 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:13 PM UTC 24 23431623 ps
T702 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_idle_intersig_mubi.856025146 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:13 PM UTC 24 23481930 ps
T703 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_alert_test.1755416697 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:15 PM UTC 24 20280078 ps
T704 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_clk_handshake_intersig_mubi.4187782536 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:15 PM UTC 24 23603164 ps
T705 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_extclk.3155553425 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:15 PM UTC 24 59673245 ps
T706 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_div_intersig_mubi.2354360123 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:16 PM UTC 24 22197603 ps
T707 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_lc_ctrl_intersig_mubi.2625938939 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:16 PM UTC 24 71446545 ps
T708 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_lc_clk_byp_req_intersig_mubi.2132915107 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:16 PM UTC 24 20732308 ps
T709 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_smoke.4213935131 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:16 PM UTC 24 53309894 ps
T710 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_frequency_timeout.2678105742 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:16 PM UTC 24 1475463115 ps
T711 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_regwen.2144315149 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:17 PM UTC 24 328319067 ps
T712 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_stress_all.692417329 Oct 02 09:04:54 PM UTC 24 Oct 02 09:05:18 PM UTC 24 2966717767 ps
T713 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_frequency.3129072954 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:19 PM UTC 24 1781574276 ps
T714 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_stress_all.164303143 Oct 02 09:04:46 PM UTC 24 Oct 02 09:05:19 PM UTC 24 7530858092 ps
T715 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_alert_test.2946882144 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:20 PM UTC 24 56295155 ps
T716 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_stress_all_with_rand_reset.3598148227 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:31 PM UTC 24 1265752913 ps
T717 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_peri.3201931567 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:20 PM UTC 24 67624553 ps
T718 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_smoke.3660923424 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:20 PM UTC 24 42277957 ps
T719 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_clk_status.3818157648 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:21 PM UTC 24 14361297 ps
T720 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_peri.1652757682 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 114072793 ps
T721 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_trans.1448704895 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:21 PM UTC 24 78917011 ps
T722 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_lc_ctrl_intersig_mubi.962004680 Oct 02 09:05:16 PM UTC 24 Oct 02 09:05:21 PM UTC 24 57145211 ps
T723 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_idle_intersig_mubi.1383245928 Oct 02 09:05:16 PM UTC 24 Oct 02 09:05:21 PM UTC 24 31175710 ps
T724 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_extclk.1132614155 Oct 02 09:05:19 PM UTC 24 Oct 02 09:05:21 PM UTC 24 26435869 ps
T725 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_lc_clk_byp_req_intersig_mubi.334379517 Oct 02 09:05:16 PM UTC 24 Oct 02 09:05:21 PM UTC 24 151746978 ps
T726 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_alert_test.3870209285 Oct 02 09:05:18 PM UTC 24 Oct 02 09:05:22 PM UTC 24 67308523 ps
T727 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_smoke.2093417846 Oct 02 09:05:19 PM UTC 24 Oct 02 09:05:22 PM UTC 24 77699848 ps
T728 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_frequency.1585806602 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:22 PM UTC 24 194813376 ps
T729 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_div_intersig_mubi.2112742090 Oct 02 09:05:17 PM UTC 24 Oct 02 09:05:22 PM UTC 24 18122980 ps
T730 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.2552991868 Oct 02 09:05:17 PM UTC 24 Oct 02 09:05:22 PM UTC 24 21258969 ps
T731 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_stress_all.1935626212 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:22 PM UTC 24 2294760234 ps
T732 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_regwen.1388077873 Oct 02 09:05:17 PM UTC 24 Oct 02 09:05:22 PM UTC 24 167597254 ps
T733 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_stress_all.1314116516 Oct 02 09:05:08 PM UTC 24 Oct 02 09:05:23 PM UTC 24 1650534070 ps
T734 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_stress_all_with_rand_reset.2311370859 Oct 02 09:04:53 PM UTC 24 Oct 02 09:05:23 PM UTC 24 4326609511 ps
T735 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_peri.832143157 Oct 02 09:05:14 PM UTC 24 Oct 02 09:05:23 PM UTC 24 19871651 ps
T736 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_trans.796351081 Oct 02 09:05:14 PM UTC 24 Oct 02 09:05:23 PM UTC 24 13998234 ps
T737 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_stress_all_with_rand_reset.1523934971 Oct 02 09:03:46 PM UTC 24 Oct 02 09:05:23 PM UTC 24 10753831550 ps
T738 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_clk_status.1911563574 Oct 02 09:05:22 PM UTC 24 Oct 02 09:05:25 PM UTC 24 12976509 ps
T739 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_idle_intersig_mubi.2667873794 Oct 02 09:05:22 PM UTC 24 Oct 02 09:05:25 PM UTC 24 48315579 ps
T740 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_lc_clk_byp_req_intersig_mubi.559098129 Oct 02 09:05:22 PM UTC 24 Oct 02 09:05:25 PM UTC 24 33209780 ps
T741 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_alert_test.1487081700 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:25 PM UTC 24 14856045 ps
T742 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_extclk.4209642307 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:25 PM UTC 24 44275117 ps
T743 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_smoke.253898297 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:25 PM UTC 24 54319284 ps
T744 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_stress_all.3684292301 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:26 PM UTC 24 110682741 ps
T745 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_stress_all_with_rand_reset.1775086932 Oct 02 09:04:23 PM UTC 24 Oct 02 09:05:26 PM UTC 24 8404010876 ps
T746 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_clk_handshake_intersig_mubi.1028070227 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:26 PM UTC 24 21526952 ps
T747 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_div_intersig_mubi.1153410403 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:26 PM UTC 24 38349334 ps
T748 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_clk_status.4079886134 Oct 02 09:05:14 PM UTC 24 Oct 02 09:05:27 PM UTC 24 38753892 ps
T749 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_peri.1554971064 Oct 02 09:05:22 PM UTC 24 Oct 02 09:05:27 PM UTC 24 30357459 ps
T750 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_stress_all.3247900098 Oct 02 09:04:33 PM UTC 24 Oct 02 09:05:27 PM UTC 24 6790781530 ps
T751 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_peri.1758611960 Oct 02 09:05:25 PM UTC 24 Oct 02 09:05:27 PM UTC 24 18513704 ps
T752 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_clk_status.1232795213 Oct 02 09:05:25 PM UTC 24 Oct 02 09:05:27 PM UTC 24 22618955 ps
T753 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_trans.4068942926 Oct 02 09:05:25 PM UTC 24 Oct 02 09:05:27 PM UTC 24 29846642 ps
T754 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_lc_ctrl_intersig_mubi.3281257729 Oct 02 09:05:22 PM UTC 24 Oct 02 09:05:27 PM UTC 24 37197808 ps
T755 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_trans.3262814393 Oct 02 09:05:22 PM UTC 24 Oct 02 09:05:27 PM UTC 24 62194507 ps
T756 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_regwen.3324816509 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:27 PM UTC 24 513566135 ps
T757 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_idle_intersig_mubi.1154241927 Oct 02 09:05:25 PM UTC 24 Oct 02 09:05:27 PM UTC 24 31002423 ps
T758 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_stress_all_with_rand_reset.856358259 Oct 02 09:04:43 PM UTC 24 Oct 02 09:05:28 PM UTC 24 6492271412 ps
T759 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_stress_all.3258233421 Oct 02 09:05:17 PM UTC 24 Oct 02 09:05:28 PM UTC 24 2242640508 ps
T760 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_frequency_timeout.3739517879 Oct 02 09:05:21 PM UTC 24 Oct 02 09:05:28 PM UTC 24 394349620 ps
T761 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_frequency_timeout.1742036542 Oct 02 09:05:14 PM UTC 24 Oct 02 09:05:28 PM UTC 24 615538178 ps
T762 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_frequency.3338526509 Oct 02 09:05:13 PM UTC 24 Oct 02 09:05:28 PM UTC 24 1229407706 ps
T763 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_frequency.4233441643 Oct 02 09:05:19 PM UTC 24 Oct 02 09:05:30 PM UTC 24 1531972504 ps
T764 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_alert_test.971726994 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:30 PM UTC 24 17109700 ps
T765 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_smoke.1692202510 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 49660337 ps
T766 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_extclk.2267421107 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 48410742 ps
T767 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_clk_status.1222127923 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 24036265 ps
T768 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_trans.2958521032 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 35388838 ps
T769 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_lc_ctrl_intersig_mubi.1652341444 Oct 02 09:05:26 PM UTC 24 Oct 02 09:05:31 PM UTC 24 36348069 ps
T770 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_lc_ctrl_intersig_mubi.1035510088 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 80526083 ps
T771 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_lc_clk_byp_req_intersig_mubi.1330998844 Oct 02 09:05:26 PM UTC 24 Oct 02 09:05:31 PM UTC 24 26897286 ps
T772 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_alert_test.832696705 Oct 02 09:05:29 PM UTC 24 Oct 02 09:05:31 PM UTC 24 31169058 ps
T773 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_div_intersig_mubi.51056924 Oct 02 09:05:29 PM UTC 24 Oct 02 09:05:31 PM UTC 24 32566890 ps
T774 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_clk_handshake_intersig_mubi.1088854096 Oct 02 09:05:26 PM UTC 24 Oct 02 09:05:31 PM UTC 24 17878923 ps
T775 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_lc_clk_byp_req_intersig_mubi.1692178170 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:31 PM UTC 24 48731458 ps
T776 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_div_intersig_mubi.1902653997 Oct 02 09:05:26 PM UTC 24 Oct 02 09:05:32 PM UTC 24 77407361 ps
T777 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_clk_handshake_intersig_mubi.398355069 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:32 PM UTC 24 77766573 ps
T778 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_smoke.3943964065 Oct 02 09:05:29 PM UTC 24 Oct 02 09:05:32 PM UTC 24 75451481 ps
T779 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_frequency_timeout.382851737 Oct 02 09:05:11 PM UTC 24 Oct 02 09:05:32 PM UTC 24 1460849010 ps
T780 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_extclk.2385070439 Oct 02 09:05:30 PM UTC 24 Oct 02 09:05:33 PM UTC 24 44137531 ps
T781 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_frequency.2765274266 Oct 02 09:05:23 PM UTC 24 Oct 02 09:05:33 PM UTC 24 2080640690 ps
T782 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_stress_all_with_rand_reset.3085437803 Oct 02 09:04:33 PM UTC 24 Oct 02 09:05:33 PM UTC 24 7039375219 ps
T783 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_clk_status.1893937215 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 27777558 ps
T784 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_trans.3373765680 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 30990969 ps
T785 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_lc_clk_byp_req_intersig_mubi.2796608180 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 47774640 ps
T786 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_lc_ctrl_intersig_mubi.2669626096 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 21028350 ps
T787 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_idle_intersig_mubi.2888024744 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 24835107 ps
T788 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_peri.3705053743 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 100305370 ps
T789 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_clk_handshake_intersig_mubi.2126819261 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 54730239 ps
T790 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_div_intersig_mubi.1177769517 Oct 02 09:05:32 PM UTC 24 Oct 02 09:05:34 PM UTC 24 74112931 ps
T791 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_smoke.3319072884 Oct 02 09:05:33 PM UTC 24 Oct 02 09:05:36 PM UTC 24 23841918 ps
T792 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_frequency.2957803555 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:36 PM UTC 24 929509656 ps
T793 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_stress_all.4156941038 Oct 02 09:05:29 PM UTC 24 Oct 02 09:05:36 PM UTC 24 978620573 ps
T794 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_extclk.1538375721 Oct 02 09:05:34 PM UTC 24 Oct 02 09:05:36 PM UTC 24 31080582 ps
T795 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_regwen.1286963295 Oct 02 09:05:26 PM UTC 24 Oct 02 09:05:36 PM UTC 24 1093837081 ps
T796 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_alert_test.3063828345 Oct 02 09:05:33 PM UTC 24 Oct 02 09:05:36 PM UTC 24 55596098 ps
T797 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_clk_status.2994134391 Oct 02 09:05:34 PM UTC 24 Oct 02 09:05:36 PM UTC 24 24843269 ps
T798 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_peri.1902009789 Oct 02 09:05:34 PM UTC 24 Oct 02 09:05:36 PM UTC 24 22920044 ps
T799 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_stress_all_with_rand_reset.3414337368 Oct 02 09:04:36 PM UTC 24 Oct 02 09:05:36 PM UTC 24 3185169374 ps
T800 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_trans.2241804094 Oct 02 09:05:34 PM UTC 24 Oct 02 09:05:36 PM UTC 24 58595360 ps
T801 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_frequency_timeout.2242505444 Oct 02 09:05:34 PM UTC 24 Oct 02 09:05:36 PM UTC 24 137134771 ps
T802 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_regwen.3883872959 Oct 02 09:05:29 PM UTC 24 Oct 02 09:05:37 PM UTC 24 1204153375 ps
T803 /workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_frequency_timeout.446439700 Oct 02 09:05:28 PM UTC 24 Oct 02 09:05:38 PM UTC 24 980722864 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%