Name |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_csr_aliasing.391552426 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.1111841891 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.3585926072 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2458145686 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_csr_rw.1862996520 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_intr_test.3889170370 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.1135513152 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.1674431793 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.3035611356 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/0.clkmgr_tl_errors.1860170588 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_csr_aliasing.122537175 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.4272996989 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.3222591584 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_csr_rw.252112020 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_intr_test.103558916 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.3786218425 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.3629979121 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_tl_errors.3729458033 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/1.clkmgr_tl_intg_err.1730244001 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.2289214813 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/10.clkmgr_csr_rw.4177345076 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/10.clkmgr_intr_test.2097795542 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.2543858814 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.484389098 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/10.clkmgr_tl_intg_err.2023837629 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.767412363 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_csr_rw.1885646681 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_intr_test.307158165 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.1511536883 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.4087597828 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.869682106 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_tl_errors.736521690 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/11.clkmgr_tl_intg_err.242886900 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.3888233806 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/12.clkmgr_csr_rw.4124887966 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/12.clkmgr_intr_test.156193715 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.1513019382 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.2833212636 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/12.clkmgr_tl_errors.231583537 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/12.clkmgr_tl_intg_err.2891007782 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.339049040 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/13.clkmgr_csr_rw.598556542 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/13.clkmgr_intr_test.3030278551 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.1029239206 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.709182934 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.940819713 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/13.clkmgr_tl_errors.3276998404 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.768887923 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_csr_rw.1017748306 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_intr_test.696421641 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.3264559466 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.1349796731 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.2452339883 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_tl_errors.2500097537 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/14.clkmgr_tl_intg_err.573437445 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.1610677690 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_csr_rw.400494672 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_intr_test.1299981027 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.956764074 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.771897621 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.3164357110 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_tl_errors.2444068634 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/15.clkmgr_tl_intg_err.343059156 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.3262982805 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_csr_rw.4017194819 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_intr_test.1575201390 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.914222582 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.4064731485 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.4141709880 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_tl_errors.4131251230 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/16.clkmgr_tl_intg_err.1947092467 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.2442651512 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_csr_rw.1999924501 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_intr_test.1868795288 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.3595729979 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.1602279845 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.718607452 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_tl_errors.2695374128 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/17.clkmgr_tl_intg_err.1207017745 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.2701760318 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/18.clkmgr_csr_rw.1408225753 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/18.clkmgr_intr_test.3496215192 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.671023990 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.1977698571 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/18.clkmgr_tl_errors.3280695922 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/18.clkmgr_tl_intg_err.1901885526 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.397687483 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_csr_rw.2587894930 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_intr_test.3219517823 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.3121061415 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.925605291 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.2537138068 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_tl_errors.2219842369 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/19.clkmgr_tl_intg_err.3603131335 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_csr_aliasing.2655204329 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.792270746 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.2802698878 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.1103582061 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_csr_rw.3620468422 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_intr_test.3073285462 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.2244173469 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_tl_errors.2124619453 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/2.clkmgr_tl_intg_err.2592461268 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/20.clkmgr_intr_test.1829283719 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/21.clkmgr_intr_test.830728089 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/22.clkmgr_intr_test.2367312427 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/23.clkmgr_intr_test.3263872821 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/24.clkmgr_intr_test.3356072969 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/25.clkmgr_intr_test.1095344250 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/26.clkmgr_intr_test.2001770072 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/27.clkmgr_intr_test.3010644673 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/28.clkmgr_intr_test.2112079862 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/29.clkmgr_intr_test.777663848 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_csr_aliasing.3954292038 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.1996631954 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.2228706411 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_intr_test.3965486798 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.1352338307 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.1609924879 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.3753135715 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_tl_errors.3014451935 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/3.clkmgr_tl_intg_err.1290182800 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/30.clkmgr_intr_test.3137001669 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/31.clkmgr_intr_test.66878648 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/32.clkmgr_intr_test.1173606627 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/33.clkmgr_intr_test.1420785188 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/34.clkmgr_intr_test.230395121 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/35.clkmgr_intr_test.1932802437 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/36.clkmgr_intr_test.78651141 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/37.clkmgr_intr_test.750417226 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/38.clkmgr_intr_test.3853998575 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/39.clkmgr_intr_test.1659471457 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_csr_aliasing.4120547739 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.700931428 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.1128265874 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_intr_test.48145484 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.1749644852 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.1845722638 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.3849039002 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_tl_errors.3995019357 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/4.clkmgr_tl_intg_err.1909125202 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/40.clkmgr_intr_test.115256383 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/41.clkmgr_intr_test.1022087903 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/42.clkmgr_intr_test.3896493421 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/43.clkmgr_intr_test.172793210 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/44.clkmgr_intr_test.289445650 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/45.clkmgr_intr_test.2468818123 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/46.clkmgr_intr_test.1197671895 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/47.clkmgr_intr_test.86239593 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/48.clkmgr_intr_test.18365921 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/49.clkmgr_intr_test.506476923 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.3920176316 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_csr_rw.2437799993 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_intr_test.3799338853 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.2335257598 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.1610619996 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.693540318 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_tl_errors.3849806394 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/5.clkmgr_tl_intg_err.3741022302 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.3943635805 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_csr_rw.3532442216 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_intr_test.3939037057 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.2462483072 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.2290237877 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.2333601806 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_tl_errors.3009602151 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/6.clkmgr_tl_intg_err.2493937755 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.2323657966 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_csr_rw.585227041 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_intr_test.1164862366 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.136707072 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.4288037394 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.713068681 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_tl_errors.3996422978 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/7.clkmgr_tl_intg_err.3047888614 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.1828570785 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_csr_rw.26443284 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_intr_test.3391003154 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.1991311959 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.1028221582 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.3427951159 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_tl_errors.2525132244 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/8.clkmgr_tl_intg_err.249459298 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.536388381 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_csr_rw.3824783411 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_intr_test.1736985341 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.3062655750 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.1418077022 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.221425250 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_tl_errors.3573567106 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/cover_reg_top/9.clkmgr_tl_intg_err.3962844173 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_div_intersig_mubi.4160315711 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_extclk.529937670 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_frequency.1654927401 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_lc_clk_byp_req_intersig_mubi.563855568 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_lc_ctrl_intersig_mubi.2625617980 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_smoke.3379337101 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_stress_all.1445105448 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_stress_all_with_rand_reset.3889932934 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_trans.2422695773 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_alert_test.2251210590 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_clk_handshake_intersig_mubi.3721468351 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_clk_status.2105719071 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_div_intersig_mubi.46446648 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_frequency_timeout.2596505510 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_idle_intersig_mubi.2594877637 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_lc_clk_byp_req_intersig_mubi.3089433779 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_lc_ctrl_intersig_mubi.3964742952 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_peri.2988208960 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_regwen.3117649005 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_trans.2048129934 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_alert_test.1927815062 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_clk_handshake_intersig_mubi.287863987 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_clk_status.1004957315 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_div_intersig_mubi.294115402 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_extclk.3668643856 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_frequency.121130299 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_frequency_timeout.3830729456 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_idle_intersig_mubi.316598806 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_lc_clk_byp_req_intersig_mubi.626880698 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_lc_ctrl_intersig_mubi.3491707385 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_peri.2114837175 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_regwen.1941459359 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_smoke.2901897542 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_stress_all.198560002 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_stress_all_with_rand_reset.433356599 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_trans.2833166716 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_alert_test.444192716 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_clk_handshake_intersig_mubi.3447034661 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_clk_status.3623064110 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_div_intersig_mubi.1616369113 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_extclk.100265602 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_frequency.2860985420 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_frequency_timeout.2571177984 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_idle_intersig_mubi.851347926 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_lc_clk_byp_req_intersig_mubi.685514628 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_lc_ctrl_intersig_mubi.1890255144 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_peri.1905316338 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_regwen.1971064959 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_smoke.1045211070 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_stress_all.1341677347 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_stress_all_with_rand_reset.4030580934 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_trans.1056010391 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_alert_test.1332594578 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_clk_handshake_intersig_mubi.3036863639 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_clk_status.2221775051 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_div_intersig_mubi.989146730 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_extclk.2364320202 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_frequency.1634639881 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_frequency_timeout.3213551998 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_idle_intersig_mubi.1887215867 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_lc_clk_byp_req_intersig_mubi.1837920035 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_lc_ctrl_intersig_mubi.1538880675 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_peri.3648265731 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_regwen.1269224834 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_smoke.3382226546 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_stress_all_with_rand_reset.4247413328 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_trans.996396857 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_alert_test.580162661 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_clk_handshake_intersig_mubi.2348853316 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_clk_status.1325941755 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_div_intersig_mubi.456983054 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_extclk.83736739 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_frequency.142383553 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_frequency_timeout.936819416 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_idle_intersig_mubi.1398744332 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_lc_clk_byp_req_intersig_mubi.735135931 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_lc_ctrl_intersig_mubi.1087207329 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_peri.238493363 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_regwen.104569059 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_smoke.3866111020 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_stress_all.3641216165 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_stress_all_with_rand_reset.1070091023 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_trans.1382307333 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_alert_test.3819646335 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_clk_handshake_intersig_mubi.2661112757 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_clk_status.2264092329 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_div_intersig_mubi.486693922 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_extclk.1574688850 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_frequency.1844173193 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_frequency_timeout.3210309198 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_idle_intersig_mubi.1873658822 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_lc_clk_byp_req_intersig_mubi.3229047067 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_lc_ctrl_intersig_mubi.233514154 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_peri.2323650903 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_regwen.1518023540 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_smoke.3528234820 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_stress_all.2642932319 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_stress_all_with_rand_reset.2507030076 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_trans.3165151235 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_alert_test.862524232 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_clk_handshake_intersig_mubi.1532968646 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_clk_status.4067055019 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_div_intersig_mubi.2924313402 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_extclk.135210937 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_frequency.4247867967 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_frequency_timeout.392861933 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_idle_intersig_mubi.4187702442 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_lc_clk_byp_req_intersig_mubi.3438000943 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_lc_ctrl_intersig_mubi.2428348222 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_peri.3296440284 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_regwen.3012154240 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_smoke.3535476457 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_stress_all.2072033363 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_stress_all_with_rand_reset.2788554144 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_trans.2448679642 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_alert_test.833823815 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_clk_handshake_intersig_mubi.3210543152 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_clk_status.1827771387 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_div_intersig_mubi.3279058046 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_extclk.2519175178 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_frequency.4155057803 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_frequency_timeout.3471107765 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_idle_intersig_mubi.2486144032 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_lc_clk_byp_req_intersig_mubi.267927968 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_lc_ctrl_intersig_mubi.2024119277 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_peri.3390238700 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_regwen.4225161340 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_smoke.3387247572 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_stress_all.1397659457 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_stress_all_with_rand_reset.576957445 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_trans.2898705231 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_alert_test.3833147018 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_clk_handshake_intersig_mubi.1493300110 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_clk_status.3484163244 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_div_intersig_mubi.85431813 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_extclk.2811425686 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_frequency.266817243 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_frequency_timeout.19377495 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_idle_intersig_mubi.4266430655 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_lc_clk_byp_req_intersig_mubi.418906392 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_lc_ctrl_intersig_mubi.2967586919 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_peri.1484933603 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_regwen.2670529218 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_smoke.755428245 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_stress_all.550324259 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_trans.3363592153 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_alert_test.479313424 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_clk_handshake_intersig_mubi.2342593931 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_clk_status.3703201013 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_div_intersig_mubi.1580220956 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_extclk.3405569087 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_frequency.4084362899 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_frequency_timeout.2925497084 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_idle_intersig_mubi.1064595714 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_lc_clk_byp_req_intersig_mubi.3991330139 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_lc_ctrl_intersig_mubi.512080485 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_peri.3103782768 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_regwen.4214908799 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_smoke.1971975417 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_stress_all.592299699 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_stress_all_with_rand_reset.3840670238 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/18.clkmgr_trans.3958972768 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_alert_test.1916240667 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_clk_handshake_intersig_mubi.482067568 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_clk_status.1478922472 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_div_intersig_mubi.2520075771 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_extclk.2829002517 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_frequency.2215235000 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_frequency_timeout.1148801143 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_idle_intersig_mubi.1806955977 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_lc_clk_byp_req_intersig_mubi.297903741 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_lc_ctrl_intersig_mubi.4240521315 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_peri.667097392 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_regwen.830305884 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_smoke.3378306582 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_stress_all.470454769 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_stress_all_with_rand_reset.3292540764 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/19.clkmgr_trans.475133408 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_alert_test.2813343438 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_clk_handshake_intersig_mubi.70646340 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_clk_status.4080079817 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_div_intersig_mubi.3378757444 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_extclk.3985076848 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_frequency.3839317666 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_frequency_timeout.2461788527 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_idle_intersig_mubi.556077435 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_lc_clk_byp_req_intersig_mubi.1652426364 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_lc_ctrl_intersig_mubi.2216136327 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_peri.1256924416 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_regwen.1003917119 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_sec_cm.398184245 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_smoke.1652245583 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_stress_all.736359688 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_stress_all_with_rand_reset.565578631 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_trans.2804830110 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_alert_test.3558542420 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_clk_handshake_intersig_mubi.2673113676 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_clk_status.3998274229 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_div_intersig_mubi.4048754072 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_extclk.2089327906 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_frequency.4050874902 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_frequency_timeout.3887958139 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_idle_intersig_mubi.1814238453 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_lc_clk_byp_req_intersig_mubi.239766019 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_lc_ctrl_intersig_mubi.2686184097 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_peri.3740671371 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_regwen.958499730 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_smoke.3374884241 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_stress_all.3743289728 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_stress_all_with_rand_reset.1523934971 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/20.clkmgr_trans.1613070184 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_alert_test.1902954188 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_clk_handshake_intersig_mubi.551982529 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_clk_status.3325240653 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_div_intersig_mubi.2116416393 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_extclk.1807282635 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_frequency.243959603 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_frequency_timeout.1163378070 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_idle_intersig_mubi.3777123252 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_lc_clk_byp_req_intersig_mubi.797064536 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_lc_ctrl_intersig_mubi.1206714591 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_peri.3144117683 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_regwen.2228684349 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_smoke.3926685006 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_stress_all.3630337152 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_stress_all_with_rand_reset.7780990 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/21.clkmgr_trans.992617842 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_alert_test.2592710178 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_clk_handshake_intersig_mubi.226128334 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_clk_status.3627374234 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_div_intersig_mubi.2006001427 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_extclk.2506877234 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_frequency.4131645471 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_frequency_timeout.3552001840 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_idle_intersig_mubi.3536853472 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_lc_clk_byp_req_intersig_mubi.2818053637 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_lc_ctrl_intersig_mubi.2167583881 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_peri.552913216 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_regwen.488095865 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_smoke.1044088935 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_stress_all.2999626467 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_stress_all_with_rand_reset.470235999 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/22.clkmgr_trans.1647193634 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_alert_test.4019288926 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_clk_handshake_intersig_mubi.850466071 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_clk_status.1533575460 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_div_intersig_mubi.2624486433 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_extclk.3439101583 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_frequency.2967557756 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_frequency_timeout.110691064 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_idle_intersig_mubi.3973646179 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_lc_clk_byp_req_intersig_mubi.133650406 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_lc_ctrl_intersig_mubi.2336405463 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_peri.539515538 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_regwen.3696257538 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_smoke.1677197875 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_stress_all.2112282848 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_stress_all_with_rand_reset.2833955416 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/23.clkmgr_trans.2547842545 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_alert_test.2492298840 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_clk_status.480358389 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_extclk.3521000781 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_frequency.813651855 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_frequency_timeout.616110796 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_idle_intersig_mubi.3695938862 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_lc_ctrl_intersig_mubi.575541514 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_peri.795245939 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_smoke.235411662 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_stress_all_with_rand_reset.3209149611 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/24.clkmgr_trans.218698007 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_alert_test.1833865500 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_clk_handshake_intersig_mubi.2107280355 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_clk_status.4041214932 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_div_intersig_mubi.861239126 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_extclk.3657649069 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_frequency.986185797 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_frequency_timeout.628306214 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_idle_intersig_mubi.1907640641 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_lc_clk_byp_req_intersig_mubi.4195348981 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_lc_ctrl_intersig_mubi.119355324 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_peri.936825449 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_regwen.3229829508 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_stress_all.2126980866 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_stress_all_with_rand_reset.2812969322 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/25.clkmgr_trans.1491163286 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_alert_test.3689307939 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_clk_handshake_intersig_mubi.85743027 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_clk_status.668727260 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_div_intersig_mubi.26541005 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_extclk.1384205919 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_frequency.2082142346 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_frequency_timeout.3738882765 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_idle_intersig_mubi.2577873699 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_lc_clk_byp_req_intersig_mubi.2750058181 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_lc_ctrl_intersig_mubi.3600808176 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_peri.3802193782 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_regwen.900873496 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_smoke.2675263767 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_stress_all.4222460695 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_stress_all_with_rand_reset.1973401271 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/26.clkmgr_trans.4029233222 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_alert_test.3104372895 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_clk_handshake_intersig_mubi.2624050828 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_clk_status.3936085485 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_div_intersig_mubi.1596834537 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_extclk.4110189869 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_frequency.3296009961 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_frequency_timeout.758125475 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_idle_intersig_mubi.149791993 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_lc_clk_byp_req_intersig_mubi.820379458 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_lc_ctrl_intersig_mubi.4031429217 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_peri.1121901944 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_regwen.1996998290 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_smoke.4047325366 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_stress_all.3946209256 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_stress_all_with_rand_reset.1775086932 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/27.clkmgr_trans.686739674 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_alert_test.3738782115 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_clk_handshake_intersig_mubi.26701984 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_clk_status.4187037219 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_div_intersig_mubi.2708246437 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_extclk.1281156289 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_frequency.887000714 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_frequency_timeout.2565222666 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_idle_intersig_mubi.1947882737 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_lc_clk_byp_req_intersig_mubi.1197464712 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_lc_ctrl_intersig_mubi.1012681038 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_peri.38740752 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_regwen.1545162906 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_smoke.889606714 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_stress_all.2567348555 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/28.clkmgr_trans.2141341429 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_alert_test.1177356403 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_clk_handshake_intersig_mubi.2602623440 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_clk_status.266302820 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_div_intersig_mubi.1548725450 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_extclk.2078904295 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_frequency.707692358 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_frequency_timeout.3140452458 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_idle_intersig_mubi.1455028934 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_lc_clk_byp_req_intersig_mubi.734896520 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_lc_ctrl_intersig_mubi.3319846707 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_peri.1397500462 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_regwen.4113877209 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_smoke.4171439934 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_stress_all.3247900098 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_stress_all_with_rand_reset.3085437803 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/29.clkmgr_trans.3895204448 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_alert_test.1613039914 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_clk_status.2016892132 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_div_intersig_mubi.3205863964 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_extclk.1494044129 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_frequency.3272590381 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_frequency_timeout.3855088907 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_lc_clk_byp_req_intersig_mubi.3115652756 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_lc_ctrl_intersig_mubi.497284221 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_peri.2068162407 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_regwen.2725327576 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_sec_cm.1894037198 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_smoke.3667046135 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_stress_all.276889851 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_stress_all_with_rand_reset.3003787282 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_trans.3008848150 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_alert_test.3687121394 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_clk_handshake_intersig_mubi.1756627618 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_clk_status.538050150 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_div_intersig_mubi.626196460 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_extclk.1542239736 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_frequency.1145487118 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_frequency_timeout.863447379 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_idle_intersig_mubi.249173769 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_lc_clk_byp_req_intersig_mubi.1883128184 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_lc_ctrl_intersig_mubi.2220984373 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_peri.3434255180 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_regwen.3512273166 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_smoke.1436572260 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_stress_all.2272172938 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_stress_all_with_rand_reset.4162406076 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/30.clkmgr_trans.1665982905 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_alert_test.1629731385 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_clk_handshake_intersig_mubi.4105522154 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_clk_status.2328006060 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_div_intersig_mubi.3076335096 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_extclk.1671687743 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_frequency.883405756 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_frequency_timeout.1864566551 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_idle_intersig_mubi.3792634337 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_lc_clk_byp_req_intersig_mubi.3185813537 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_lc_ctrl_intersig_mubi.1878959483 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_peri.3057102696 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_regwen.999491085 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_smoke.1553913561 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_stress_all.469409684 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_stress_all_with_rand_reset.3414337368 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/31.clkmgr_trans.3579366206 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_alert_test.2438455663 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_clk_handshake_intersig_mubi.2813365155 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_clk_status.3508634107 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_div_intersig_mubi.3717199807 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_extclk.2971058963 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_frequency.3446306351 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_frequency_timeout.2199658577 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_idle_intersig_mubi.164263503 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_lc_clk_byp_req_intersig_mubi.833085021 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_lc_ctrl_intersig_mubi.2790742544 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_peri.1419195737 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_regwen.2477703956 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_smoke.703614215 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_stress_all.1898276636 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_stress_all_with_rand_reset.3374998129 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/32.clkmgr_trans.2194459560 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_alert_test.3799476541 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_clk_handshake_intersig_mubi.3180513715 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_clk_status.2488223907 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_div_intersig_mubi.2675484705 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_extclk.2448798788 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_frequency.1874704561 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_frequency_timeout.975814273 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_idle_intersig_mubi.3181238850 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_lc_clk_byp_req_intersig_mubi.2546793620 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_lc_ctrl_intersig_mubi.4166813313 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_peri.1804978893 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_regwen.2021088328 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_smoke.193266623 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_stress_all.2269013274 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_stress_all_with_rand_reset.856358259 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/33.clkmgr_trans.1750888045 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_alert_test.2775967110 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_clk_handshake_intersig_mubi.1679752093 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_clk_status.3522094933 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_div_intersig_mubi.1146927224 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_extclk.1201290282 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_frequency.2895281183 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_frequency_timeout.1604105306 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_idle_intersig_mubi.3059602309 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_lc_clk_byp_req_intersig_mubi.2213727231 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_lc_ctrl_intersig_mubi.2886631954 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_peri.3137985749 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_regwen.78179862 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_smoke.2653523735 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_stress_all.164303143 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_stress_all_with_rand_reset.2386907229 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/34.clkmgr_trans.683528896 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_alert_test.3691261962 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_clk_handshake_intersig_mubi.174831972 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_clk_status.2926191830 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_div_intersig_mubi.4158764469 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_extclk.1463577126 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_frequency.131159592 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_frequency_timeout.1359845017 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_idle_intersig_mubi.846039363 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_lc_clk_byp_req_intersig_mubi.1371285039 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_lc_ctrl_intersig_mubi.567484675 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_peri.803800020 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_regwen.679228774 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_smoke.388738787 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_stress_all.1911087018 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_stress_all_with_rand_reset.2600456660 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/35.clkmgr_trans.261734326 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_alert_test.3132408719 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_clk_handshake_intersig_mubi.358745996 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_clk_status.605742198 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_div_intersig_mubi.484172861 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_extclk.2931128892 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_frequency.2035848779 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_frequency_timeout.3450717650 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_idle_intersig_mubi.1734308953 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_lc_clk_byp_req_intersig_mubi.1310463181 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_lc_ctrl_intersig_mubi.2375249979 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_peri.175108028 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_regwen.598737502 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_smoke.3845434952 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_stress_all.692417329 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_stress_all_with_rand_reset.2311370859 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/36.clkmgr_trans.415685170 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_alert_test.2308314100 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_clk_handshake_intersig_mubi.590410616 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_clk_status.3131048425 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_div_intersig_mubi.3789240012 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_extclk.3130781631 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_frequency.2595488863 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_frequency_timeout.871547850 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_idle_intersig_mubi.836352173 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_lc_clk_byp_req_intersig_mubi.2393491455 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_lc_ctrl_intersig_mubi.345430408 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_peri.414684241 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_regwen.4153204278 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_smoke.219123495 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_stress_all.551911864 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_stress_all_with_rand_reset.91105344 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/37.clkmgr_trans.2100504492 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_alert_test.1634788174 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_clk_handshake_intersig_mubi.3179353377 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_clk_status.2705275100 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_div_intersig_mubi.1133728901 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_extclk.3232508923 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_frequency.3015031686 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_frequency_timeout.3804873297 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_idle_intersig_mubi.3941248889 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_lc_clk_byp_req_intersig_mubi.3657425608 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_lc_ctrl_intersig_mubi.1038033101 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_peri.4031424478 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_regwen.1950862051 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_smoke.2672805723 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_stress_all.1269282706 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_stress_all_with_rand_reset.1657841176 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/38.clkmgr_trans.542164561 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_alert_test.11772892 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_clk_handshake_intersig_mubi.352259311 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_clk_status.2141899639 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_div_intersig_mubi.2299652005 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_extclk.3317625692 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_frequency.804388201 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_frequency_timeout.4223642311 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_idle_intersig_mubi.1417217000 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_lc_clk_byp_req_intersig_mubi.1496359009 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_lc_ctrl_intersig_mubi.2381487224 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_peri.2128289301 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_regwen.1279598037 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_smoke.1261010539 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_stress_all.1688128043 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_stress_all_with_rand_reset.1269572727 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/39.clkmgr_trans.2909764313 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_alert_test.669472045 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_clk_handshake_intersig_mubi.3603594182 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_clk_status.3104982920 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_div_intersig_mubi.48501932 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_extclk.384966829 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_frequency.4250322923 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_idle_intersig_mubi.3285194782 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_lc_clk_byp_req_intersig_mubi.3796283441 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_lc_ctrl_intersig_mubi.3040194570 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_peri.2698844098 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_regwen.527349716 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_sec_cm.3977711611 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_smoke.3780517507 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_stress_all.765595565 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_stress_all_with_rand_reset.4009273185 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_trans.3665304457 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_alert_test.2997523921 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_clk_handshake_intersig_mubi.1867660450 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_clk_status.3063262318 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_div_intersig_mubi.1291074859 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_extclk.2097668401 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_frequency.928349 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_frequency_timeout.3932137479 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_idle_intersig_mubi.567390049 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_lc_clk_byp_req_intersig_mubi.1180122458 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_lc_ctrl_intersig_mubi.232929456 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_peri.3094497174 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_regwen.1992227197 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_smoke.275514216 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_stress_all.1314116516 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_stress_all_with_rand_reset.1083084938 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/40.clkmgr_trans.1537252181 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_alert_test.2946882144 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_clk_handshake_intersig_mubi.3062066495 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_clk_status.253243866 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_div_intersig_mubi.2484071585 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_extclk.1496967147 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_frequency.3129072954 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_frequency_timeout.2678105742 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_idle_intersig_mubi.787548155 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_lc_clk_byp_req_intersig_mubi.1183312337 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_lc_ctrl_intersig_mubi.1454480612 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_peri.2830638095 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_regwen.440860913 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_smoke.3657606783 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_stress_all.1935626212 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_stress_all_with_rand_reset.3598148227 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/41.clkmgr_trans.731743480 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_alert_test.1755416697 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_clk_handshake_intersig_mubi.4187782536 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_clk_status.3818157648 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_div_intersig_mubi.2354360123 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_extclk.584111410 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_frequency.1585806602 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_frequency_timeout.382851737 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_idle_intersig_mubi.856025146 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_lc_clk_byp_req_intersig_mubi.2132915107 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_lc_ctrl_intersig_mubi.2625938939 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_peri.3201931567 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_regwen.2144315149 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_smoke.3660923424 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_stress_all.2393412966 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_stress_all_with_rand_reset.3104079744 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/42.clkmgr_trans.1448704895 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_alert_test.3870209285 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.2552991868 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_clk_status.4079886134 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_div_intersig_mubi.2112742090 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_extclk.3155553425 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_frequency.3338526509 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_frequency_timeout.1742036542 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_idle_intersig_mubi.1383245928 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_lc_clk_byp_req_intersig_mubi.334379517 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_lc_ctrl_intersig_mubi.962004680 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_peri.832143157 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_regwen.1388077873 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_smoke.4213935131 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_stress_all.3258233421 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/43.clkmgr_trans.796351081 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_alert_test.1487081700 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_clk_handshake_intersig_mubi.1028070227 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_clk_status.1911563574 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_div_intersig_mubi.1153410403 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_extclk.1132614155 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_frequency.4233441643 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_frequency_timeout.3739517879 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_idle_intersig_mubi.2667873794 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_lc_clk_byp_req_intersig_mubi.559098129 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_lc_ctrl_intersig_mubi.3281257729 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_peri.1554971064 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_regwen.3324816509 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_smoke.2093417846 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_stress_all.3684292301 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_stress_all_with_rand_reset.271484163 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/44.clkmgr_trans.3262814393 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_alert_test.971726994 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_clk_handshake_intersig_mubi.1088854096 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_clk_status.1232795213 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_div_intersig_mubi.1902653997 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_extclk.4209642307 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_frequency.2765274266 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_frequency_timeout.25101800 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_idle_intersig_mubi.1154241927 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_lc_clk_byp_req_intersig_mubi.1330998844 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_lc_ctrl_intersig_mubi.1652341444 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_peri.1758611960 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_regwen.1286963295 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_smoke.253898297 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_stress_all.4085967779 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_stress_all_with_rand_reset.3204023867 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/45.clkmgr_trans.4068942926 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_alert_test.832696705 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_clk_handshake_intersig_mubi.398355069 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_clk_status.1222127923 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_div_intersig_mubi.51056924 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_extclk.2267421107 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_frequency.2957803555 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_frequency_timeout.446439700 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_idle_intersig_mubi.2121908914 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_lc_clk_byp_req_intersig_mubi.1692178170 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_lc_ctrl_intersig_mubi.1035510088 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_peri.1652757682 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_regwen.3883872959 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_smoke.1692202510 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_stress_all.4156941038 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_stress_all_with_rand_reset.2014532854 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/46.clkmgr_trans.2958521032 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_alert_test.3063828345 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_clk_handshake_intersig_mubi.2126819261 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_clk_status.1893937215 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_div_intersig_mubi.1177769517 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_extclk.2385070439 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_frequency.3439787356 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_frequency_timeout.2015302063 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_idle_intersig_mubi.2888024744 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_lc_clk_byp_req_intersig_mubi.2796608180 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_lc_ctrl_intersig_mubi.2669626096 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_peri.3705053743 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_regwen.914034614 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_smoke.3943964065 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_stress_all.3099052448 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_stress_all_with_rand_reset.3077445088 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/47.clkmgr_trans.3373765680 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_alert_test.506024370 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_clk_handshake_intersig_mubi.3090976194 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_clk_status.2994134391 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_div_intersig_mubi.1861930231 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_extclk.1538375721 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_frequency.3973875542 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_frequency_timeout.2242505444 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_idle_intersig_mubi.1068057594 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_lc_clk_byp_req_intersig_mubi.712244799 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_lc_ctrl_intersig_mubi.1000255178 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_peri.1902009789 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_regwen.4188154492 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_smoke.3319072884 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_stress_all.1177622116 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_stress_all_with_rand_reset.865015327 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/48.clkmgr_trans.2241804094 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_alert_test.3759673504 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_clk_handshake_intersig_mubi.2735300336 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_clk_status.526792668 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_div_intersig_mubi.1478280928 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_extclk.1336172196 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_frequency.398807159 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_frequency_timeout.2441858987 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_idle_intersig_mubi.545110711 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_lc_clk_byp_req_intersig_mubi.324032322 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_lc_ctrl_intersig_mubi.3923384987 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_peri.1679360506 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_regwen.1117753229 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_smoke.2598706222 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_stress_all.86314585 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_stress_all_with_rand_reset.3908415710 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/49.clkmgr_trans.1839902814 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_alert_test.547764251 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_clk_handshake_intersig_mubi.4279814880 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_clk_status.2321550802 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_div_intersig_mubi.193300306 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_extclk.2237789819 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_frequency.404171648 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_frequency_timeout.680335665 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_idle_intersig_mubi.3070560255 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_lc_clk_byp_req_intersig_mubi.676208012 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_lc_ctrl_intersig_mubi.2752893365 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_peri.4075598870 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_regwen.1039545206 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_smoke.2217417269 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_stress_all.4153586685 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_stress_all_with_rand_reset.1042296560 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_trans.2370997675 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_alert_test.1117779016 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_clk_handshake_intersig_mubi.1941929569 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_clk_status.2978670789 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_div_intersig_mubi.3271589574 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_extclk.410050338 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_frequency.1800949926 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_frequency_timeout.1787113577 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_idle_intersig_mubi.2534509665 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_lc_clk_byp_req_intersig_mubi.299512654 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_lc_ctrl_intersig_mubi.1375292656 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_peri.3669057537 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_regwen.2504035098 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_smoke.1190401103 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_stress_all.3550795324 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_stress_all_with_rand_reset.2766768000 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_trans.1263922869 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_alert_test.3471624228 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_clk_handshake_intersig_mubi.1824349119 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_clk_status.2082287694 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_div_intersig_mubi.507817866 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_extclk.935875391 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_frequency.480227517 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_frequency_timeout.2509000044 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_idle_intersig_mubi.2172638319 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_lc_clk_byp_req_intersig_mubi.3317569630 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_lc_ctrl_intersig_mubi.2687299921 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_peri.1335134287 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_regwen.1537285114 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_smoke.2619801284 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_stress_all.1266826372 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_stress_all_with_rand_reset.2219950045 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_trans.37645649 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_alert_test.2523049608 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_clk_handshake_intersig_mubi.3307660403 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_clk_status.3417012742 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_div_intersig_mubi.2120182955 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_extclk.2405337591 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_frequency.3338722428 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_frequency_timeout.2111038482 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_idle_intersig_mubi.1699136970 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_lc_clk_byp_req_intersig_mubi.355510933 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_lc_ctrl_intersig_mubi.571321450 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_peri.113856819 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_regwen.882056642 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_smoke.712129176 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_stress_all.3924938618 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_stress_all_with_rand_reset.3265637724 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_trans.3558101031 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_alert_test.1631871432 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_clk_handshake_intersig_mubi.3869468068 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_clk_status.2647399585 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_div_intersig_mubi.2561997801 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_extclk.2799975029 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_frequency.2837263411 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_frequency_timeout.3917928450 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_idle_intersig_mubi.303018561 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_lc_clk_byp_req_intersig_mubi.3086544167 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_lc_ctrl_intersig_mubi.2792756697 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_peri.563998823 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_regwen.3546816650 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_smoke.3201824513 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_stress_all.3475507158 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_stress_all_with_rand_reset.3552312226 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_trans.2570524439 |
TEST NO | TEST LOCATION | TEST NAME | STATUS | STARTED | FINISHED | SIMULATION TIME |
T4 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_extclk.529937670 |
|
|
Oct 02 09:02:31 PM UTC 24 |
Oct 02 09:02:33 PM UTC 24 |
80496316 ps |
T5 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_smoke.3379337101 |
|
|
Oct 02 09:02:31 PM UTC 24 |
Oct 02 09:02:34 PM UTC 24 |
64201743 ps |
T6 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_clk_status.2809686812 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:35 PM UTC 24 |
16256923 ps |
T27 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_peri.3531236510 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:35 PM UTC 24 |
28030862 ps |
T28 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_lc_clk_byp_req_intersig_mubi.563855568 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:35 PM UTC 24 |
48671082 ps |
T29 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_trans.2422695773 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:35 PM UTC 24 |
34860436 ps |
T30 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_clk_handshake_intersig_mubi.157778390 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:36 PM UTC 24 |
49377630 ps |
T31 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_idle_intersig_mubi.2568916318 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:36 PM UTC 24 |
199256002 ps |
T32 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_lc_ctrl_intersig_mubi.2625617980 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:36 PM UTC 24 |
130238388 ps |
T33 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_div_intersig_mubi.4160315711 |
|
|
Oct 02 09:02:34 PM UTC 24 |
Oct 02 09:02:37 PM UTC 24 |
43276321 ps |
T49 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_alert_test.1949184559 |
|
|
Oct 02 09:02:35 PM UTC 24 |
Oct 02 09:02:37 PM UTC 24 |
14968206 ps |
T1 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_frequency.404171648 |
|
|
Oct 02 09:02:49 PM UTC 24 |
Oct 02 09:02:52 PM UTC 24 |
359179150 ps |
T37 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_sec_cm.3249164431 |
|
|
Oct 02 09:02:34 PM UTC 24 |
Oct 02 09:02:38 PM UTC 24 |
153829393 ps |
T38 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_clk_status.2105719071 |
|
|
Oct 02 09:02:36 PM UTC 24 |
Oct 02 09:02:38 PM UTC 24 |
17272646 ps |
T39 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_peri.2988208960 |
|
|
Oct 02 09:02:36 PM UTC 24 |
Oct 02 09:02:38 PM UTC 24 |
13525420 ps |
T40 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_smoke.371154780 |
|
|
Oct 02 09:02:36 PM UTC 24 |
Oct 02 09:02:38 PM UTC 24 |
22594375 ps |
T41 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_extclk.3561943197 |
|
|
Oct 02 09:02:36 PM UTC 24 |
Oct 02 09:02:38 PM UTC 24 |
28129471 ps |
T42 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_trans.2048129934 |
|
|
Oct 02 09:02:36 PM UTC 24 |
Oct 02 09:02:38 PM UTC 24 |
20837352 ps |
T2 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_frequency_timeout.2596505510 |
|
|
Oct 02 09:02:36 PM UTC 24 |
Oct 02 09:02:39 PM UTC 24 |
179881304 ps |
T43 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_div_intersig_mubi.46446648 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:02:40 PM UTC 24 |
19842294 ps |
T44 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_clk_status.2321550802 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:52 PM UTC 24 |
21736133 ps |
T68 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_lc_ctrl_intersig_mubi.3964742952 |
|
|
Oct 02 09:02:37 PM UTC 24 |
Oct 02 09:02:40 PM UTC 24 |
23235693 ps |
T69 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_lc_clk_byp_req_intersig_mubi.3089433779 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:02:40 PM UTC 24 |
54036167 ps |
T70 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_clk_handshake_intersig_mubi.3721468351 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:02:40 PM UTC 24 |
32668870 ps |
T71 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_idle_intersig_mubi.2594877637 |
|
|
Oct 02 09:02:37 PM UTC 24 |
Oct 02 09:02:40 PM UTC 24 |
91975538 ps |
T72 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_alert_test.2251210590 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:02:40 PM UTC 24 |
42187957 ps |
T73 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_stress_all.1388113864 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:02:41 PM UTC 24 |
108216345 ps |
T74 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_div_intersig_mubi.193300306 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:52 PM UTC 24 |
13539349 ps |
T3 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_frequency_timeout.3924895015 |
|
|
Oct 02 09:02:33 PM UTC 24 |
Oct 02 09:02:41 PM UTC 24 |
1473196702 ps |
T177 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_peri.3669057537 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:54 PM UTC 24 |
16432971 ps |
T98 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_clk_status.4080079817 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:41 PM UTC 24 |
16818670 ps |
T178 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_peri.1256924416 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:41 PM UTC 24 |
30751940 ps |
T127 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_extclk.3985076848 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
45739216 ps |
T182 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_lc_ctrl_intersig_mubi.2216136327 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
26138382 ps |
T184 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_lc_clk_byp_req_intersig_mubi.1652426364 |
|
|
Oct 02 09:02:40 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
23671687 ps |
T100 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_smoke.1652245583 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
82104058 ps |
T116 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_clk_handshake_intersig_mubi.70646340 |
|
|
Oct 02 09:02:40 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
18573589 ps |
T128 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_idle_intersig_mubi.556077435 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
36932172 ps |
T129 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_trans.2804830110 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
31294208 ps |
T7 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_frequency.1654927401 |
|
|
Oct 02 09:02:31 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
1989849337 ps |
T19 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_sec_cm.3059729881 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
502498994 ps |
T10 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/0.clkmgr_regwen.316164878 |
|
|
Oct 02 09:02:34 PM UTC 24 |
Oct 02 09:02:42 PM UTC 24 |
1274688574 ps |
T20 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_div_intersig_mubi.3378757444 |
|
|
Oct 02 09:02:41 PM UTC 24 |
Oct 02 09:02:44 PM UTC 24 |
37709053 ps |
T21 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_smoke.3667046135 |
|
|
Oct 02 09:02:41 PM UTC 24 |
Oct 02 09:02:44 PM UTC 24 |
16289205 ps |
T22 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_alert_test.2813343438 |
|
|
Oct 02 09:02:41 PM UTC 24 |
Oct 02 09:02:44 PM UTC 24 |
126795782 ps |
T23 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_frequency_timeout.2461788527 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:44 PM UTC 24 |
885183350 ps |
T24 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_extclk.1494044129 |
|
|
Oct 02 09:02:42 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
26788368 ps |
T25 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_peri.2068162407 |
|
|
Oct 02 09:02:42 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
47142125 ps |
T26 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_lc_ctrl_intersig_mubi.497284221 |
|
|
Oct 02 09:02:43 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
66135886 ps |
T130 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_trans.3008848150 |
|
|
Oct 02 09:02:42 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
124524605 ps |
T162 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_lc_clk_byp_req_intersig_mubi.3115652756 |
|
|
Oct 02 09:02:43 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
21457981 ps |
T99 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_sec_cm.398184245 |
|
|
Oct 02 09:02:41 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
306923547 ps |
T169 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_clk_status.2016892132 |
|
|
Oct 02 09:02:42 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
116266316 ps |
T187 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_idle_intersig_mubi.774985556 |
|
|
Oct 02 09:02:42 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
59402507 ps |
T185 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_clk_handshake_intersig_mubi.2324566819 |
|
|
Oct 02 09:02:43 PM UTC 24 |
Oct 02 09:02:45 PM UTC 24 |
77669487 ps |
T11 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_regwen.3117649005 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:02:46 PM UTC 24 |
1203929097 ps |
T188 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_alert_test.1613039914 |
|
|
Oct 02 09:02:44 PM UTC 24 |
Oct 02 09:02:46 PM UTC 24 |
18638609 ps |
T156 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_div_intersig_mubi.3205863964 |
|
|
Oct 02 09:02:44 PM UTC 24 |
Oct 02 09:02:46 PM UTC 24 |
19748417 ps |
T8 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_frequency.1723104330 |
|
|
Oct 02 09:02:36 PM UTC 24 |
Oct 02 09:02:47 PM UTC 24 |
1979732368 ps |
T189 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_extclk.384966829 |
|
|
Oct 02 09:02:45 PM UTC 24 |
Oct 02 09:02:47 PM UTC 24 |
36977640 ps |
T190 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_smoke.3780517507 |
|
|
Oct 02 09:02:45 PM UTC 24 |
Oct 02 09:02:48 PM UTC 24 |
60733820 ps |
T45 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_regwen.2725327576 |
|
|
Oct 02 09:02:44 PM UTC 24 |
Oct 02 09:02:48 PM UTC 24 |
458797431 ps |
T191 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_trans.3665304457 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
45981386 ps |
T170 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_clk_status.3104982920 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
19312494 ps |
T46 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_frequency_timeout.3855088907 |
|
|
Oct 02 09:02:42 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
891449109 ps |
T192 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_lc_ctrl_intersig_mubi.3040194570 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
33046994 ps |
T193 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_peri.2698844098 |
|
|
Oct 02 09:02:46 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
65344980 ps |
T75 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_regwen.1003917119 |
|
|
Oct 02 09:02:41 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
1271370693 ps |
T194 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_idle_intersig_mubi.3285194782 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
44827005 ps |
T195 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_lc_clk_byp_req_intersig_mubi.3796283441 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
17944560 ps |
T89 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_clk_handshake_intersig_mubi.3603594182 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
42190513 ps |
T196 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_div_intersig_mubi.48501932 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:49 PM UTC 24 |
111483268 ps |
T103 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_sec_cm.1894037198 |
|
|
Oct 02 09:02:44 PM UTC 24 |
Oct 02 09:02:50 PM UTC 24 |
719171021 ps |
T9 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/2.clkmgr_frequency.3839317666 |
|
|
Oct 02 09:02:39 PM UTC 24 |
Oct 02 09:02:50 PM UTC 24 |
2122841711 ps |
T76 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_frequency_timeout.677086706 |
|
|
Oct 02 09:02:45 PM UTC 24 |
Oct 02 09:02:50 PM UTC 24 |
495600261 ps |
T197 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_peri.4075598870 |
|
|
Oct 02 09:02:49 PM UTC 24 |
Oct 02 09:02:51 PM UTC 24 |
13206390 ps |
T77 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_stress_all.765595565 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:51 PM UTC 24 |
176650748 ps |
T198 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_extclk.2237789819 |
|
|
Oct 02 09:02:48 PM UTC 24 |
Oct 02 09:02:51 PM UTC 24 |
13624630 ps |
T104 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_sec_cm.3977711611 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:51 PM UTC 24 |
348122569 ps |
T155 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_smoke.2217417269 |
|
|
Oct 02 09:02:48 PM UTC 24 |
Oct 02 09:02:51 PM UTC 24 |
71706109 ps |
T199 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_alert_test.669472045 |
|
|
Oct 02 09:02:48 PM UTC 24 |
Oct 02 09:02:51 PM UTC 24 |
123309288 ps |
T200 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_trans.2370997675 |
|
|
Oct 02 09:02:49 PM UTC 24 |
Oct 02 09:02:51 PM UTC 24 |
127672027 ps |
T201 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_smoke.1190401103 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:54 PM UTC 24 |
14423255 ps |
T202 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_clk_handshake_intersig_mubi.4279814880 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:52 PM UTC 24 |
44688207 ps |
T203 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_idle_intersig_mubi.3070560255 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:52 PM UTC 24 |
53435172 ps |
T204 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_lc_clk_byp_req_intersig_mubi.676208012 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:52 PM UTC 24 |
41378647 ps |
T205 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_lc_ctrl_intersig_mubi.2752893365 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:52 PM UTC 24 |
41017420 ps |
T206 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_alert_test.547764251 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:53 PM UTC 24 |
37360166 ps |
T207 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_extclk.410050338 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:54 PM UTC 24 |
69308357 ps |
T171 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_clk_status.2978670789 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:54 PM UTC 24 |
46858021 ps |
T208 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_trans.1263922869 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:54 PM UTC 24 |
41892002 ps |
T209 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_lc_clk_byp_req_intersig_mubi.299512654 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:54 PM UTC 24 |
66386768 ps |
T78 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_regwen.1039545206 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:02:55 PM UTC 24 |
795684393 ps |
T210 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_lc_ctrl_intersig_mubi.1375292656 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:55 PM UTC 24 |
71772077 ps |
T34 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_frequency.4250322923 |
|
|
Oct 02 09:02:45 PM UTC 24 |
Oct 02 09:02:55 PM UTC 24 |
1287715873 ps |
T211 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_idle_intersig_mubi.2534509665 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:55 PM UTC 24 |
80225909 ps |
T212 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_alert_test.1117779016 |
|
|
Oct 02 09:02:54 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
16336545 ps |
T213 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_div_intersig_mubi.3271589574 |
|
|
Oct 02 09:02:53 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
75421951 ps |
T214 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_smoke.2619801284 |
|
|
Oct 02 09:02:54 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
36116802 ps |
T157 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/4.clkmgr_regwen.527349716 |
|
|
Oct 02 09:02:47 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
1278703508 ps |
T215 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_extclk.935875391 |
|
|
Oct 02 09:02:54 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
20281225 ps |
T158 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_regwen.2504035098 |
|
|
Oct 02 09:02:53 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
159277656 ps |
T216 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_clk_handshake_intersig_mubi.1941929569 |
|
|
Oct 02 09:02:53 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
238789119 ps |
T150 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_stress_all.3550795324 |
|
|
Oct 02 09:02:53 PM UTC 24 |
Oct 02 09:02:56 PM UTC 24 |
55256222 ps |
T217 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_peri.1335134287 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:57 PM UTC 24 |
13578442 ps |
T172 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_clk_status.2082287694 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:57 PM UTC 24 |
42670480 ps |
T173 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_clk_status.3623064110 |
|
|
Oct 02 09:03:08 PM UTC 24 |
Oct 02 09:03:10 PM UTC 24 |
24357093 ps |
T218 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_trans.37645649 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:57 PM UTC 24 |
42250733 ps |
T219 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_idle_intersig_mubi.2172638319 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:58 PM UTC 24 |
28694793 ps |
T220 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_frequency_timeout.2509000044 |
|
|
Oct 02 09:02:54 PM UTC 24 |
Oct 02 09:02:58 PM UTC 24 |
257020215 ps |
T221 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_lc_ctrl_intersig_mubi.2687299921 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:58 PM UTC 24 |
28565160 ps |
T222 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_lc_clk_byp_req_intersig_mubi.3317569630 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:58 PM UTC 24 |
74820754 ps |
T90 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_clk_handshake_intersig_mubi.1824349119 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:58 PM UTC 24 |
30234469 ps |
T159 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_regwen.1537285114 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:58 PM UTC 24 |
233739297 ps |
T223 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_div_intersig_mubi.507817866 |
|
|
Oct 02 09:02:55 PM UTC 24 |
Oct 02 09:02:58 PM UTC 24 |
278647791 ps |
T224 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_alert_test.3471624228 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:02:59 PM UTC 24 |
28632849 ps |
T225 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_extclk.100265602 |
|
|
Oct 02 09:03:08 PM UTC 24 |
Oct 02 09:03:10 PM UTC 24 |
23872800 ps |
T48 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_frequency_timeout.1787113577 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:02:59 PM UTC 24 |
737496432 ps |
T151 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_smoke.1045211070 |
|
|
Oct 02 09:03:08 PM UTC 24 |
Oct 02 09:03:10 PM UTC 24 |
23507093 ps |
T226 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_extclk.2405337591 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:02:59 PM UTC 24 |
16858728 ps |
T227 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_smoke.712129176 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:02:59 PM UTC 24 |
27589969 ps |
T228 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_peri.113856819 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:02:59 PM UTC 24 |
29348198 ps |
T174 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_clk_status.3417012742 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:02:59 PM UTC 24 |
35443108 ps |
T229 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_idle_intersig_mubi.1699136970 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:02:59 PM UTC 24 |
33529448 ps |
T230 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_trans.3558101031 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:03:00 PM UTC 24 |
150365822 ps |
T231 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_lc_clk_byp_req_intersig_mubi.355510933 |
|
|
Oct 02 09:02:59 PM UTC 24 |
Oct 02 09:03:01 PM UTC 24 |
18451277 ps |
T232 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_lc_ctrl_intersig_mubi.571321450 |
|
|
Oct 02 09:02:59 PM UTC 24 |
Oct 02 09:03:01 PM UTC 24 |
21392317 ps |
T233 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_alert_test.2523049608 |
|
|
Oct 02 09:02:59 PM UTC 24 |
Oct 02 09:03:01 PM UTC 24 |
32453521 ps |
T91 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_clk_handshake_intersig_mubi.3307660403 |
|
|
Oct 02 09:02:59 PM UTC 24 |
Oct 02 09:03:01 PM UTC 24 |
144400446 ps |
T234 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_div_intersig_mubi.2120182955 |
|
|
Oct 02 09:02:59 PM UTC 24 |
Oct 02 09:03:02 PM UTC 24 |
50270701 ps |
T235 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_trans.2570524439 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
38914426 ps |
T236 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_peri.563998823 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
48492566 ps |
T35 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_frequency.480227517 |
|
|
Oct 02 09:02:54 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
677047889 ps |
T152 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_smoke.3201824513 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
23137002 ps |
T237 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_idle_intersig_mubi.303018561 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
16411138 ps |
T238 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_extclk.2799975029 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
44123884 ps |
T175 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_clk_status.2647399585 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
46380369 ps |
T12 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_frequency.3272590381 |
|
|
Oct 02 09:02:42 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
2240795866 ps |
T239 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_regwen.882056642 |
|
|
Oct 02 09:02:59 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
555786882 ps |
T183 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_lc_ctrl_intersig_mubi.2792756697 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:03 PM UTC 24 |
27329063 ps |
T13 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_stress_all.4153586685 |
|
|
Oct 02 09:02:50 PM UTC 24 |
Oct 02 09:03:04 PM UTC 24 |
2976765285 ps |
T240 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_div_intersig_mubi.2561997801 |
|
|
Oct 02 09:03:02 PM UTC 24 |
Oct 02 09:03:04 PM UTC 24 |
62025220 ps |
T241 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_lc_clk_byp_req_intersig_mubi.3086544167 |
|
|
Oct 02 09:03:02 PM UTC 24 |
Oct 02 09:03:04 PM UTC 24 |
57032543 ps |
T92 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_clk_handshake_intersig_mubi.3869468068 |
|
|
Oct 02 09:03:02 PM UTC 24 |
Oct 02 09:03:04 PM UTC 24 |
96252443 ps |
T14 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_frequency.3338722428 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:03:05 PM UTC 24 |
1295384358 ps |
T242 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_alert_test.1631871432 |
|
|
Oct 02 09:03:03 PM UTC 24 |
Oct 02 09:03:05 PM UTC 24 |
16060298 ps |
T160 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_regwen.3546816650 |
|
|
Oct 02 09:03:02 PM UTC 24 |
Oct 02 09:03:10 PM UTC 24 |
1620199606 ps |
T243 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_smoke.2901897542 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:07 PM UTC 24 |
23010282 ps |
T244 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_stress_all.198560002 |
|
|
Oct 02 09:03:07 PM UTC 24 |
Oct 02 09:03:10 PM UTC 24 |
71802768 ps |
T245 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_trans.2833166716 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:07 PM UTC 24 |
36559543 ps |
T246 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_extclk.3668643856 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:07 PM UTC 24 |
20683071 ps |
T247 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_peri.2114837175 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:07 PM UTC 24 |
11531684 ps |
T248 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_lc_ctrl_intersig_mubi.3491707385 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:07 PM UTC 24 |
44653475 ps |
T176 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_clk_status.1004957315 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
107028817 ps |
T249 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_lc_clk_byp_req_intersig_mubi.626880698 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
20773026 ps |
T250 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_frequency_timeout.2111038482 |
|
|
Oct 02 09:02:57 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
2628670749 ps |
T93 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_clk_handshake_intersig_mubi.287863987 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
42030624 ps |
T251 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_idle_intersig_mubi.316598806 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
61757854 ps |
T15 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/7.clkmgr_stress_all.1266826372 |
|
|
Oct 02 09:02:56 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
1480968950 ps |
T252 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/5.clkmgr_frequency_timeout.680335665 |
|
|
Oct 02 09:02:49 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
2296673663 ps |
T161 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_regwen.1941459359 |
|
|
Oct 02 09:03:06 PM UTC 24 |
Oct 02 09:03:08 PM UTC 24 |
118236808 ps |
T253 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_alert_test.1927815062 |
|
|
Oct 02 09:03:07 PM UTC 24 |
Oct 02 09:03:09 PM UTC 24 |
28900224 ps |
T254 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_div_intersig_mubi.294115402 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:09 PM UTC 24 |
475345047 ps |
T255 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_peri.1905316338 |
|
|
Oct 02 09:03:08 PM UTC 24 |
Oct 02 09:03:11 PM UTC 24 |
109394701 ps |
T256 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_frequency_timeout.3917928450 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:11 PM UTC 24 |
2078792806 ps |
T257 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_trans.1056010391 |
|
|
Oct 02 09:03:08 PM UTC 24 |
Oct 02 09:03:11 PM UTC 24 |
63061694 ps |
T258 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_lc_clk_byp_req_intersig_mubi.685514628 |
|
|
Oct 02 09:03:10 PM UTC 24 |
Oct 02 09:03:12 PM UTC 24 |
15395574 ps |
T259 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_idle_intersig_mubi.851347926 |
|
|
Oct 02 09:03:10 PM UTC 24 |
Oct 02 09:03:12 PM UTC 24 |
41508315 ps |
T260 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_clk_handshake_intersig_mubi.3447034661 |
|
|
Oct 02 09:03:10 PM UTC 24 |
Oct 02 09:03:12 PM UTC 24 |
37606222 ps |
T261 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_lc_ctrl_intersig_mubi.1890255144 |
|
|
Oct 02 09:03:10 PM UTC 24 |
Oct 02 09:03:12 PM UTC 24 |
82234503 ps |
T262 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_div_intersig_mubi.1616369113 |
|
|
Oct 02 09:03:10 PM UTC 24 |
Oct 02 09:03:13 PM UTC 24 |
98744736 ps |
T263 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_regwen.1971064959 |
|
|
Oct 02 09:03:10 PM UTC 24 |
Oct 02 09:03:14 PM UTC 24 |
510834019 ps |
T264 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_peri.3648265731 |
|
|
Oct 02 09:03:12 PM UTC 24 |
Oct 02 09:03:14 PM UTC 24 |
27324701 ps |
T265 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_clk_status.2221775051 |
|
|
Oct 02 09:03:12 PM UTC 24 |
Oct 02 09:03:14 PM UTC 24 |
16400228 ps |
T266 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_alert_test.444192716 |
|
|
Oct 02 09:03:11 PM UTC 24 |
Oct 02 09:03:14 PM UTC 24 |
99296712 ps |
T267 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_trans.996396857 |
|
|
Oct 02 09:03:12 PM UTC 24 |
Oct 02 09:03:14 PM UTC 24 |
43505968 ps |
T268 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_extclk.2364320202 |
|
|
Oct 02 09:03:12 PM UTC 24 |
Oct 02 09:03:14 PM UTC 24 |
288700859 ps |
T269 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_lc_ctrl_intersig_mubi.1538880675 |
|
|
Oct 02 09:03:13 PM UTC 24 |
Oct 02 09:03:15 PM UTC 24 |
31275547 ps |
T163 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_smoke.3382226546 |
|
|
Oct 02 09:03:11 PM UTC 24 |
Oct 02 09:03:15 PM UTC 24 |
377704469 ps |
T270 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_lc_clk_byp_req_intersig_mubi.1837920035 |
|
|
Oct 02 09:03:13 PM UTC 24 |
Oct 02 09:03:15 PM UTC 24 |
44417251 ps |
T16 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/3.clkmgr_stress_all.276889851 |
|
|
Oct 02 09:02:44 PM UTC 24 |
Oct 02 09:03:15 PM UTC 24 |
5269587041 ps |
T271 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_idle_intersig_mubi.1887215867 |
|
|
Oct 02 09:03:13 PM UTC 24 |
Oct 02 09:03:15 PM UTC 24 |
57551348 ps |
T94 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_clk_handshake_intersig_mubi.3036863639 |
|
|
Oct 02 09:03:13 PM UTC 24 |
Oct 02 09:03:16 PM UTC 24 |
31068106 ps |
T17 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/6.clkmgr_frequency.1800949926 |
|
|
Oct 02 09:02:52 PM UTC 24 |
Oct 02 09:03:16 PM UTC 24 |
2360963870 ps |
T18 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_frequency.1634639881 |
|
|
Oct 02 09:03:12 PM UTC 24 |
Oct 02 09:03:17 PM UTC 24 |
576862841 ps |
T47 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_frequency.2860985420 |
|
|
Oct 02 09:03:08 PM UTC 24 |
Oct 02 09:03:17 PM UTC 24 |
1594778784 ps |
T272 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_div_intersig_mubi.989146730 |
|
|
Oct 02 09:03:15 PM UTC 24 |
Oct 02 09:03:17 PM UTC 24 |
67558371 ps |
T273 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_smoke.3866111020 |
|
|
Oct 02 09:03:15 PM UTC 24 |
Oct 02 09:03:17 PM UTC 24 |
38459173 ps |
T274 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_alert_test.1332594578 |
|
|
Oct 02 09:03:15 PM UTC 24 |
Oct 02 09:03:17 PM UTC 24 |
63401371 ps |
T275 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_frequency_timeout.3830729456 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:18 PM UTC 24 |
1219395820 ps |
T125 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_stress_all.2846361931 |
|
|
Oct 02 09:03:15 PM UTC 24 |
Oct 02 09:03:18 PM UTC 24 |
98479896 ps |
T276 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_peri.238493363 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:18 PM UTC 24 |
25065763 ps |
T277 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_alert_test.862524232 |
|
|
Oct 02 09:03:25 PM UTC 24 |
Oct 02 09:03:28 PM UTC 24 |
48145964 ps |
T278 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_frequency_timeout.3471107765 |
|
|
Oct 02 09:03:26 PM UTC 24 |
Oct 02 09:03:29 PM UTC 24 |
287104445 ps |
T279 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_extclk.83736739 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:18 PM UTC 24 |
27317162 ps |
T280 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_clk_status.1325941755 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:18 PM UTC 24 |
130956367 ps |
T36 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/1.clkmgr_stress_all_with_rand_reset.601522444 |
|
|
Oct 02 09:02:38 PM UTC 24 |
Oct 02 09:03:19 PM UTC 24 |
5855251201 ps |
T59 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_trans.1382307333 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:19 PM UTC 24 |
130027327 ps |
T60 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_idle_intersig_mubi.1398744332 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:19 PM UTC 24 |
54117464 ps |
T61 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_lc_ctrl_intersig_mubi.1087207329 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:19 PM UTC 24 |
81057217 ps |
T62 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_lc_clk_byp_req_intersig_mubi.735135931 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:19 PM UTC 24 |
26600547 ps |
T63 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_frequency_timeout.936819416 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:19 PM UTC 24 |
169862880 ps |
T64 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_div_intersig_mubi.456983054 |
|
|
Oct 02 09:03:17 PM UTC 24 |
Oct 02 09:03:20 PM UTC 24 |
81562265 ps |
T65 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_clk_handshake_intersig_mubi.2348853316 |
|
|
Oct 02 09:03:17 PM UTC 24 |
Oct 02 09:03:20 PM UTC 24 |
42101872 ps |
T66 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_regwen.104569059 |
|
|
Oct 02 09:03:18 PM UTC 24 |
Oct 02 09:03:20 PM UTC 24 |
107522901 ps |
T67 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/8.clkmgr_stress_all.3924938618 |
|
|
Oct 02 09:02:59 PM UTC 24 |
Oct 02 09:03:20 PM UTC 24 |
4274300817 ps |
T281 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_frequency.2837263411 |
|
|
Oct 02 09:03:00 PM UTC 24 |
Oct 02 09:03:20 PM UTC 24 |
1878803442 ps |
T282 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_alert_test.580162661 |
|
|
Oct 02 09:03:19 PM UTC 24 |
Oct 02 09:03:21 PM UTC 24 |
16225761 ps |
T283 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_smoke.3528234820 |
|
|
Oct 02 09:03:19 PM UTC 24 |
Oct 02 09:03:21 PM UTC 24 |
37408110 ps |
T284 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_peri.2323650903 |
|
|
Oct 02 09:03:19 PM UTC 24 |
Oct 02 09:03:21 PM UTC 24 |
14730788 ps |
T285 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_extclk.1574688850 |
|
|
Oct 02 09:03:19 PM UTC 24 |
Oct 02 09:03:21 PM UTC 24 |
83231465 ps |
T286 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/10.clkmgr_frequency.121130299 |
|
|
Oct 02 09:03:05 PM UTC 24 |
Oct 02 09:03:22 PM UTC 24 |
2246460628 ps |
T287 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_trans.2898705231 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:30 PM UTC 24 |
215173773 ps |
T288 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_frequency_timeout.3213551998 |
|
|
Oct 02 09:03:12 PM UTC 24 |
Oct 02 09:03:22 PM UTC 24 |
979314634 ps |
T289 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/9.clkmgr_stress_all.3475507158 |
|
|
Oct 02 09:03:03 PM UTC 24 |
Oct 02 09:03:22 PM UTC 24 |
2144171081 ps |
T153 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_smoke.755428245 |
|
|
Oct 02 09:03:29 PM UTC 24 |
Oct 02 09:03:31 PM UTC 24 |
29822276 ps |
T290 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_idle_intersig_mubi.1873658822 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:23 PM UTC 24 |
25746395 ps |
T291 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_clk_status.2264092329 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:23 PM UTC 24 |
18095976 ps |
T292 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_lc_clk_byp_req_intersig_mubi.3229047067 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:23 PM UTC 24 |
31610609 ps |
T293 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_lc_ctrl_intersig_mubi.233514154 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:23 PM UTC 24 |
17854962 ps |
T95 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_clk_handshake_intersig_mubi.2661112757 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:23 PM UTC 24 |
83127719 ps |
T294 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_trans.3165151235 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:23 PM UTC 24 |
82902972 ps |
T295 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_div_intersig_mubi.486693922 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:23 PM UTC 24 |
105489201 ps |
T296 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/11.clkmgr_frequency_timeout.2571177984 |
|
|
Oct 02 09:03:08 PM UTC 24 |
Oct 02 09:03:24 PM UTC 24 |
2064512077 ps |
T126 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/12.clkmgr_regwen.1269224834 |
|
|
Oct 02 09:03:15 PM UTC 24 |
Oct 02 09:03:24 PM UTC 24 |
1418884933 ps |
T297 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_peri.3296440284 |
|
|
Oct 02 09:03:22 PM UTC 24 |
Oct 02 09:03:24 PM UTC 24 |
21322418 ps |
T298 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_alert_test.3819646335 |
|
|
Oct 02 09:03:22 PM UTC 24 |
Oct 02 09:03:25 PM UTC 24 |
62745319 ps |
T299 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_extclk.135210937 |
|
|
Oct 02 09:03:22 PM UTC 24 |
Oct 02 09:03:25 PM UTC 24 |
82059763 ps |
T154 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_smoke.3535476457 |
|
|
Oct 02 09:03:22 PM UTC 24 |
Oct 02 09:03:25 PM UTC 24 |
69111704 ps |
T300 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_frequency.1844173193 |
|
|
Oct 02 09:03:19 PM UTC 24 |
Oct 02 09:03:25 PM UTC 24 |
441887672 ps |
T301 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/14.clkmgr_regwen.1518023540 |
|
|
Oct 02 09:03:21 PM UTC 24 |
Oct 02 09:03:25 PM UTC 24 |
393666792 ps |
T302 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_clk_status.4067055019 |
|
|
Oct 02 09:03:24 PM UTC 24 |
Oct 02 09:03:26 PM UTC 24 |
41619171 ps |
T303 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_trans.2448679642 |
|
|
Oct 02 09:03:24 PM UTC 24 |
Oct 02 09:03:26 PM UTC 24 |
28492282 ps |
T304 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_clk_handshake_intersig_mubi.1532968646 |
|
|
Oct 02 09:03:24 PM UTC 24 |
Oct 02 09:03:26 PM UTC 24 |
22622468 ps |
T305 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_div_intersig_mubi.2924313402 |
|
|
Oct 02 09:03:24 PM UTC 24 |
Oct 02 09:03:26 PM UTC 24 |
91907232 ps |
T306 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_lc_ctrl_intersig_mubi.2428348222 |
|
|
Oct 02 09:03:24 PM UTC 24 |
Oct 02 09:03:26 PM UTC 24 |
100211971 ps |
T307 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_lc_clk_byp_req_intersig_mubi.3438000943 |
|
|
Oct 02 09:03:24 PM UTC 24 |
Oct 02 09:03:26 PM UTC 24 |
65784231 ps |
T308 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/15.clkmgr_idle_intersig_mubi.4187702442 |
|
|
Oct 02 09:03:24 PM UTC 24 |
Oct 02 09:03:27 PM UTC 24 |
105182288 ps |
T309 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_peri.3390238700 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:29 PM UTC 24 |
13323286 ps |
T310 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/13.clkmgr_frequency.142383553 |
|
|
Oct 02 09:03:16 PM UTC 24 |
Oct 02 09:03:27 PM UTC 24 |
1520770379 ps |
T311 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_extclk.2519175178 |
|
|
Oct 02 09:03:25 PM UTC 24 |
Oct 02 09:03:27 PM UTC 24 |
50729502 ps |
T312 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_smoke.3387247572 |
|
|
Oct 02 09:03:25 PM UTC 24 |
Oct 02 09:03:28 PM UTC 24 |
14519792 ps |
T313 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_clk_status.1827771387 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:29 PM UTC 24 |
52331965 ps |
T314 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/17.clkmgr_peri.1484933603 |
|
|
Oct 02 09:03:30 PM UTC 24 |
Oct 02 09:03:32 PM UTC 24 |
35818382 ps |
T315 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_lc_ctrl_intersig_mubi.2024119277 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:29 PM UTC 24 |
52164421 ps |
T316 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_lc_clk_byp_req_intersig_mubi.267927968 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:29 PM UTC 24 |
16229928 ps |
T317 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_div_intersig_mubi.3279058046 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:29 PM UTC 24 |
43946730 ps |
T318 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_idle_intersig_mubi.2486144032 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:29 PM UTC 24 |
31550580 ps |
T96 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_clk_handshake_intersig_mubi.3210543152 |
|
|
Oct 02 09:03:27 PM UTC 24 |
Oct 02 09:03:30 PM UTC 24 |
112821065 ps |
T319 |
/workspaces/repo/scratch/os_regression_2024_10_02/clkmgr-sim-vcs/coverage/default/16.clkmgr_alert_test.833823815 |
|
|
Oct 02 09:03:28 PM UTC 24 |
Oct 02 09:03:31 PM UTC 24 |
28712994 ps |