Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.gen_alert_senders[4].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
77.78 77.78


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
77.78 77.78


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
94.85 97.12 94.40 98.44 100.00 84.29 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[0].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
94.85 97.12 94.40 98.44 100.00 84.29 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[1].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
94.85 97.12 94.40 98.44 100.00 84.29 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[2].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
94.85 97.12 94.40 98.44 100.00 84.29 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[3].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
94.85 97.12 94.40 98.44 100.00 84.29 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T2,T3,T17 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_req_i Yes Yes T2,T10,T5 Yes T2,T10,T5 INPUT
alert_ack_o Yes Yes T2,T10,T5 Yes T2,T10,T5 OUTPUT
alert_state_o Yes Yes T2,T10,T5 Yes T2,T10,T5 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T2,T10,T5 Yes T2,T10,T5 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T2,T10,T5 Yes T2,T10,T5 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[4].u_alert_sender
TotalCoveredPercent
Totals 9 7 77.78
Total Bits 18 14 77.78
Total Bits 0->1 9 7 77.78
Total Bits 1->0 9 7 77.78

Ports 9 7 77.78
Port Bits 18 14 77.78
Port Bits 0->1 9 7 77.78
Port Bits 1->0 9 7 77.78

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T2,T3,T17 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_req_i Unreachable Unreachable Unreachable INPUT
alert_ack_o No No No OUTPUT
alert_state_o No No No OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T91,T92,T93 Yes T91,T92,T93 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[0].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T2,T3,T17 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_req_i Yes Yes T2,T5,T11 Yes T2,T5,T11 INPUT
alert_ack_o Yes Yes T2,T5,T11 Yes T2,T5,T11 OUTPUT
alert_state_o Yes Yes T2,T5,T11 Yes T2,T5,T11 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T2,T5,T11 Yes T2,T5,T11 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T2,T5,T11 Yes T2,T5,T11 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[1].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T2,T3,T17 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_req_i Yes Yes T10,T109,T70 Yes T10,T109,T70 INPUT
alert_ack_o Yes Yes T10,T70,T7 Yes T10,T70,T7 OUTPUT
alert_state_o Yes Yes T10,T109,T70 Yes T10,T109,T70 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T10,T109,T91 Yes T10,T109,T91 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T10,T109,T91 Yes T10,T109,T91 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[2].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T2,T3,T17 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_req_i Yes Yes T2,T12,T6 Yes T2,T5,T12 INPUT
alert_ack_o Yes Yes T2,T5,T12 Yes T2,T5,T12 OUTPUT
alert_state_o Yes Yes T2,T5,T12 Yes T2,T5,T12 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T2,T5,T12 Yes T2,T5,T12 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T2,T5,T12 Yes T2,T5,T12 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[3].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T2,T3,T17 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_req_i Yes Yes T15,T16,T41 Yes T15,T16,T41 INPUT
alert_ack_o Yes Yes T65,T101,T218 Yes T65,T101,T218 OUTPUT
alert_state_o Yes Yes T15,T16,T41 Yes T15,T16,T41 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T91,T92,T93 Yes T91,T92,T93 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T91,T92,T93 Yes T91,T92,T93 OUTPUT

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%