Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_to_prog_fifo.u_sram_byte

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
83.96 100.00 65.52 85.71 84.62 u_to_prog_fifo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_to_rd_fifo.u_sram_byte

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
92.89 100.00 75.00 96.55 100.00 u_to_rd_fifo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_tl_adapter_eflash.u_sram_byte

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
94.26 100.00 80.47 96.55 100.00 u_tl_adapter_eflash


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Line Coverage for Module : tlul_sram_byte
Line No.TotalCoveredPercent
TOTAL33100.00
CONT_ASSIGN70211100.00
CONT_ASSIGN70311100.00
CONT_ASSIGN70411100.00
CONT_ASSIGN71000
CONT_ASSIGN71600
CONT_ASSIGN71700

701 // In this case we pass everything just through. 702 1/1 assign tl_sram_o = tl_i; Tests: T1 T2 T3  703 1/1 assign tl_o = tl_sram_i; Tests: T1 T2 T3  704 1/1 assign error_o = error_i; Tests: T1 T2 T3  705 assign alert_o = 1'b0; 706 assign compound_txn_in_progress_o = 1'b0; 707 708 // Signal only used in readback mode. 709 mubi4_t unused_readback_en; 710 unreachable assign unused_readback_en = readback_en_i; 711 712 end 713 714 // Signals only used for SVA. 715 logic unused_write_pending, unused_wr_collision; 716 unreachable assign unused_write_pending = write_pending_i; 717 unreachable assign unused_wr_collision = wr_collision_i;

Assert Coverage for Module : tlul_sram_byte
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
SramReadbackAndIntg 3156 3156 0 0


SramReadbackAndIntg
NameAttemptsReal SuccessesFailuresIncomplete
Total 3156 3156 0 0
T1 3 3 0 0
T2 3 3 0 0
T3 3 3 0 0
T12 3 3 0 0
T13 3 3 0 0
T16 3 3 0 0
T17 3 3 0 0
T18 3 3 0 0
T19 3 3 0 0
T20 3 3 0 0

Line Coverage for Instance : tb.dut.u_to_prog_fifo.u_sram_byte
Line No.TotalCoveredPercent
TOTAL33100.00
CONT_ASSIGN70211100.00
CONT_ASSIGN70311100.00
CONT_ASSIGN70411100.00
CONT_ASSIGN71000
CONT_ASSIGN71600
CONT_ASSIGN71700

701 // In this case we pass everything just through. 702 1/1 assign tl_sram_o = tl_i; Tests: T1 T2 T3  703 1/1 assign tl_o = tl_sram_i; Tests: T1 T2 T3  704 1/1 assign error_o = error_i; Tests: T1 T2 T3  705 assign alert_o = 1'b0; 706 assign compound_txn_in_progress_o = 1'b0; 707 708 // Signal only used in readback mode. 709 mubi4_t unused_readback_en; 710 unreachable assign unused_readback_en = readback_en_i; 711 712 end 713 714 // Signals only used for SVA. 715 logic unused_write_pending, unused_wr_collision; 716 unreachable assign unused_write_pending = write_pending_i; 717 unreachable assign unused_wr_collision = wr_collision_i;

Assert Coverage for Instance : tb.dut.u_to_prog_fifo.u_sram_byte
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
SramReadbackAndIntg 1052 1052 0 0


SramReadbackAndIntg
NameAttemptsReal SuccessesFailuresIncomplete
Total 1052 1052 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0
T19 1 1 0 0
T20 1 1 0 0

Line Coverage for Instance : tb.dut.u_to_rd_fifo.u_sram_byte
Line No.TotalCoveredPercent
TOTAL33100.00
CONT_ASSIGN70211100.00
CONT_ASSIGN70311100.00
CONT_ASSIGN70411100.00
CONT_ASSIGN71000
CONT_ASSIGN71600
CONT_ASSIGN71700

701 // In this case we pass everything just through. 702 1/1 assign tl_sram_o = tl_i; Tests: T1 T2 T3  703 1/1 assign tl_o = tl_sram_i; Tests: T1 T2 T3  704 1/1 assign error_o = error_i; Tests: T1 T2 T3  705 assign alert_o = 1'b0; 706 assign compound_txn_in_progress_o = 1'b0; 707 708 // Signal only used in readback mode. 709 mubi4_t unused_readback_en; 710 unreachable assign unused_readback_en = readback_en_i; 711 712 end 713 714 // Signals only used for SVA. 715 logic unused_write_pending, unused_wr_collision; 716 unreachable assign unused_write_pending = write_pending_i; 717 unreachable assign unused_wr_collision = wr_collision_i;

Assert Coverage for Instance : tb.dut.u_to_rd_fifo.u_sram_byte
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
SramReadbackAndIntg 1052 1052 0 0


SramReadbackAndIntg
NameAttemptsReal SuccessesFailuresIncomplete
Total 1052 1052 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0
T19 1 1 0 0
T20 1 1 0 0

Line Coverage for Instance : tb.dut.u_tl_adapter_eflash.u_sram_byte
Line No.TotalCoveredPercent
TOTAL33100.00
CONT_ASSIGN70211100.00
CONT_ASSIGN70311100.00
CONT_ASSIGN70411100.00
CONT_ASSIGN71000
CONT_ASSIGN71600
CONT_ASSIGN71700

701 // In this case we pass everything just through. 702 1/1 assign tl_sram_o = tl_i; Tests: T1 T2 T3  703 1/1 assign tl_o = tl_sram_i; Tests: T1 T2 T3  704 1/1 assign error_o = error_i; Tests: T1 T2 T3  705 assign alert_o = 1'b0; 706 assign compound_txn_in_progress_o = 1'b0; 707 708 // Signal only used in readback mode. 709 mubi4_t unused_readback_en; 710 unreachable assign unused_readback_en = readback_en_i; 711 712 end 713 714 // Signals only used for SVA. 715 logic unused_write_pending, unused_wr_collision; 716 unreachable assign unused_write_pending = write_pending_i; 717 unreachable assign unused_wr_collision = wr_collision_i;

Assert Coverage for Instance : tb.dut.u_tl_adapter_eflash.u_sram_byte
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
SramReadbackAndIntg 1052 1052 0 0


SramReadbackAndIntg
NameAttemptsReal SuccessesFailuresIncomplete
Total 1052 1052 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0
T19 1 1 0 0
T20 1 1 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%