Unified Coverage Report :: Module :: prim_lc_sync

Module : prim_lc_sync

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_prim_lc_sync_escalate_en	0.00	0.00
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en	0.00	0.00
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en	0.00	0.00
tb.dut.u_prim_lc_sync_seed_hw_rd_en	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en	0.00	0.00
tb.dut.u_prim_lc_sync_check_byp_en	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync	0.00	0.00

---

Module Instance : tb.dut.u_prim_lc_sync_escalate_en

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00				0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
7.74	0.00	0.00	30.95		0.00		dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_buffs[0].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[10].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[10].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[10].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[10].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[11].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[11].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[11].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[11].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[12].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[12].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[12].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[12].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[13].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[13].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[13].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[13].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[14].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[14].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[14].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[14].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[15].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[15].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[15].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[15].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[3].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[3].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[3].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[3].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[4].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[4].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[4].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[4].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[5].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[5].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[5].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[5].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[6].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[6].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[6].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[6].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[7].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[7].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[7].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[7].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[8].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[8].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[8].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[8].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[9].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[9].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[9].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[9].gen_bits[3].u_prim_buf	0.00	0.00
gen_flops.u_prim_flop_2sync	0.00	0.00				0.00

---

Module Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00				0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
7.74	0.00	0.00	30.95		0.00		dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_buffs[0].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[3].u_prim_buf	0.00	0.00
gen_flops.u_prim_flop_2sync	0.00	0.00				0.00

---

Module Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00				0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
7.74	0.00	0.00	30.95		0.00		dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_buffs[0].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[3].u_prim_buf	0.00	0.00
gen_flops.u_prim_flop_2sync	0.00	0.00				0.00

---

Module Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00				0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
7.74	0.00	0.00	30.95		0.00		dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_buffs[0].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[3].u_prim_buf	0.00	0.00
gen_flops.u_prim_flop_2sync	0.00	0.00				0.00

---

Module Instance : tb.dut.u_prim_lc_sync_dft_en

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00				0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
7.74	0.00	0.00	30.95		0.00		dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_buffs[0].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[2].gen_bits[3].u_prim_buf	0.00	0.00
gen_flops.u_prim_flop_2sync	0.00	0.00				0.00

---

Module Instance : tb.dut.u_prim_lc_sync_check_byp_en

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00				0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
7.74	0.00	0.00	30.95		0.00		dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_buffs[0].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[3].u_prim_buf	0.00	0.00
gen_flops.u_prim_flop_2sync	0.00	0.00				0.00

---

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
0.00	0.00	0.00		0.00	0.00		u_tlul_lc_gate

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_buffs[0].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[0].gen_bits[3].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[0].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[1].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[2].u_prim_buf	0.00	0.00
gen_buffs[1].gen_bits[3].u_prim_buf	0.00	0.00

Line Coverage for Module : prim_lc_sync ( parameter NumCopies=16,AsyncOn=1,ResetValueIsOn=0,LcResetValue=10 )
Line Coverage for Module self-instances :

SCORE	LINE
0.00	0.00

tb.dut.u_prim_lc_sync_escalate_en

	Line No.	Total	Covered	Percent
TOTAL		17	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	16

---

Line Coverage for Module : prim_lc_sync ( parameter NumCopies=1,AsyncOn=1,ResetValueIsOn=0,LcResetValue=10 )
Line Coverage for Module self-instances :

SCORE	LINE
0.00	0.00

tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en

SCORE	LINE
0.00	0.00

tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en

SCORE	LINE
0.00	0.00

tb.dut.u_prim_lc_sync_seed_hw_rd_en

SCORE	LINE
0.00	0.00

tb.dut.u_prim_lc_sync_check_byp_en

	Line No.	Total	Covered	Percent
TOTAL		2	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	1

---

Line Coverage for Module : prim_lc_sync ( parameter NumCopies=3,AsyncOn=1,ResetValueIsOn=0,LcResetValue=10 )
Line Coverage for Module self-instances :

SCORE	LINE
0.00	0.00

tb.dut.u_prim_lc_sync_dft_en

	Line No.	Total	Covered	Percent
TOTAL		4	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	3

---

Line Coverage for Module : prim_lc_sync ( parameter NumCopies=2,AsyncOn=0,ResetValueIsOn=0,LcResetValue=10 )
Line Coverage for Module self-instances :

SCORE	LINE
0.00	0.00

tb.dut.u_tlul_lc_gate.u_err_en_sync

	Line No.	Total	Covered	Percent
TOTAL		3	0	0.00
ALWAYS	84	0	0
CONT_ASSIGN	93	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
84		unreachable
85		unreachable
87		unreachable
93	0	1
106	0	2

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en

	Line No.	Total	Covered	Percent
TOTAL		17	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	16

Line Coverage for Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en

	Line No.	Total	Covered	Percent
TOTAL		2	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en

	Line No.	Total	Covered	Percent
TOTAL		2	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en

	Line No.	Total	Covered	Percent
TOTAL		2	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en

	Line No.	Total	Covered	Percent
TOTAL		4	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	3

Line Coverage for Instance : tb.dut.u_prim_lc_sync_check_byp_en

	Line No.	Total	Covered	Percent
TOTAL		2	0	0.00
ALWAYS	68	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	0	1
106	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync

	Line No.	Total	Covered	Percent
TOTAL		3	0	0.00
ALWAYS	84	0	0
CONT_ASSIGN	93	1	0	0.00
CONT_ASSIGN	106	1	0	0.00
CONT_ASSIGN	106	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' or '../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
84		unreachable
85		unreachable
87		unreachable
93	0	1
106	0	2