Unified Coverage Report :: Module :: pwrmgr_clock_enables_sva_if

Module : pwrmgr_clock_enables_sva_if

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_08/pwrmgr-sim-vcs/default/sim-vcs/../src/lowrisc_dv_pwrmgr_sva_0.1/pwrmgr_clock_enables_sva_if.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.pwrmgr_clock_enables_sva_if	100.00	100.00	100.00				100.00

---

Module Instance : tb.dut.pwrmgr_clock_enables_sva_if

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00				100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
96.70	100.00	83.87	99.60		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : pwrmgr_clock_enables_sva_if

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
ALWAYS	30	1	1	100.00
ALWAYS	37	1	1	100.00

29                      
30         1/1            always_comb reset_or_disable = !rst_ni || disable_sva;
           Tests:       T1 T2 T3 
31                      
32                        sequence transitionUp_S; slow_state == pwrmgr_pkg::SlowPwrStateReqPwrUp; endsequence
33                      
34                        sequence transitionDown_S; slow_state == pwrmgr_pkg::SlowPwrStatePwrClampOn; endsequence
35                      
36                        bit fast_is_active;
37         1/1            always_comb fast_is_active = fast_state == pwrmgr_pkg::FastPwrStateActive;
           Tests:       T1 T2 T3 

---

Cond Coverage for Module : pwrmgr_clock_enables_sva_if

	Total	Covered	Percent
Conditions	5	5	100.00
Logical	5	5	100.00
Non-Logical	0	0
Event	0	0

 LINE       30
 EXPRESSION (((!rst_ni)) || disable_sva)
             -----1-----    -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T1,T3,T4
0	1	Covered	T1,T2,T3
1	0	Covered	T9,T42,T32

 LINE       37
 EXPRESSION (fast_state == FastPwrStateActive)
            -----------------1----------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

---

Assert Coverage for Module : pwrmgr_clock_enables_sva_if

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	7	7	100.00	7	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	7	7	100.00	7	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CoreClkPwrDown_A	3212678	8140	0	0
CoreClkPwrUp_A	3212678	109774	0	0
IoClkPwrDown_A	3212678	8140	0	0
IoClkPwrUp_A	3212678	109774	0	0
UsbClkActive_A	3212678	1882	0	0
UsbClkPwrDown_A	3212678	8140	0	0
UsbClkPwrUp_A	3212678	109774	0	0

CoreClkPwrDown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3212678	8140	0	0
T1	423	1	0	0
T2	391	0	0	0
T3	545	3	0	0
T4	1644	3	0	0
T5	1600	7	0	0
T6	351	0	0	0
T7	286	0	0	0
T8	1501	0	0	0
T9	8061	27	0	0
T10	1826	9	0	0
T30	0	1	0	0
T32	0	2	0	0
T34	0	8	0	0
T36	0	29	0	0

CoreClkPwrUp_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3212678	109774	0	0
T1	423	14	0	0
T2	391	0	0	0
T3	545	21	0	0
T4	1644	44	0	0
T5	1600	92	0	0
T6	351	0	0	0
T7	286	0	0	0
T8	1501	0	0	0
T9	8061	357	0	0
T10	1826	69	0	0
T30	0	10	0	0
T32	0	55	0	0
T36	0	276	0	0
T42	0	50	0	0

IoClkPwrDown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3212678	8140	0	0
T1	423	1	0	0
T2	391	0	0	0
T3	545	3	0	0
T4	1644	3	0	0
T5	1600	7	0	0
T6	351	0	0	0
T7	286	0	0	0
T8	1501	0	0	0
T9	8061	27	0	0
T10	1826	9	0	0
T30	0	1	0	0
T32	0	2	0	0
T34	0	8	0	0
T36	0	29	0	0

IoClkPwrUp_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3212678	109774	0	0
T1	423	14	0	0
T2	391	0	0	0
T3	545	21	0	0
T4	1644	44	0	0
T5	1600	92	0	0
T6	351	0	0	0
T7	286	0	0	0
T8	1501	0	0	0
T9	8061	357	0	0
T10	1826	69	0	0
T30	0	10	0	0
T32	0	55	0	0
T36	0	276	0	0
T42	0	50	0	0

UsbClkActive_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3212678	1882	0	0
T3	545	2	0	0
T4	1644	0	0	0
T5	1600	0	0	0
T6	351	3	0	0
T7	286	0	0	0
T8	1501	0	0	0
T9	8061	0	0	0
T10	1826	0	0	0
T13	285	0	0	0
T16	0	1	0	0
T17	0	1	0	0
T18	406	0	0	0
T32	0	1	0	0
T34	0	3	0	0
T36	0	1	0	0
T64	0	1	0	0
T77	0	1	0	0
T78	0	1	0	0

UsbClkPwrDown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3212678	8140	0	0
T1	423	1	0	0
T2	391	0	0	0
T3	545	3	0	0
T4	1644	3	0	0
T5	1600	7	0	0
T6	351	0	0	0
T7	286	0	0	0
T8	1501	0	0	0
T9	8061	27	0	0
T10	1826	9	0	0
T30	0	1	0	0
T32	0	2	0	0
T34	0	8	0	0
T36	0	29	0	0

UsbClkPwrUp_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3212678	109774	0	0
T1	423	14	0	0
T2	391	0	0	0
T3	545	21	0	0
T4	1644	44	0	0
T5	1600	92	0	0
T6	351	0	0	0
T7	286	0	0	0
T8	1501	0	0	0
T9	8061	357	0	0
T10	1826	69	0	0
T30	0	10	0	0
T32	0	55	0	0
T36	0	276	0	0
T42	0	50	0	0