RSTMGR Simulation Results

Monday April 15 2024 18:56:04 UTC

GitHub Revision: 9f4903e77a

Branch: os_regression

Testplan

Simulator: VCS

Build randomization enabled with --build-seed 40268988864630991006175718979742731758115610160637428218057845043020955930762

Test Results

Stage Name Tests Max Job Runtime Simulated Time Passing Total Pass Rate
V1 smoke rstmgr_smoke 1.710s 230.282us 50 50 100.00
V1 csr_hw_reset rstmgr_csr_hw_reset 0.980s 171.952us 5 5 100.00
V1 csr_rw rstmgr_csr_rw 0.960s 77.483us 20 20 100.00
V1 csr_bit_bash rstmgr_csr_bit_bash 9.100s 2.000ms 5 5 100.00
V1 csr_aliasing rstmgr_csr_aliasing 2.780s 445.581us 5 5 100.00
V1 csr_mem_rw_with_rand_reset rstmgr_csr_mem_rw_with_rand_reset 1.830s 195.865us 20 20 100.00
V1 regwen_csr_and_corresponding_lockable_csr rstmgr_csr_rw 0.960s 77.483us 20 20 100.00
rstmgr_csr_aliasing 2.780s 445.581us 5 5 100.00
V1 TOTAL 105 105 100.00
V2 reset_stretcher rstmgr_por_stretcher 1.020s 216.190us 50 50 100.00
V2 sw_rst rstmgr_sw_rst 3.000s 516.456us 50 50 100.00
V2 sw_rst_reset_race rstmgr_sw_rst_reset_race 1.490s 287.618us 50 50 100.00
V2 reset_info rstmgr_reset 7.770s 1.975ms 50 50 100.00
V2 cpu_info rstmgr_reset 7.770s 1.975ms 50 50 100.00
V2 alert_info rstmgr_reset 7.770s 1.975ms 50 50 100.00
V2 reset_info_capture rstmgr_reset 7.770s 1.975ms 50 50 100.00
V2 stress_all rstmgr_stress_all 59.690s 17.903ms 50 50 100.00
V2 alert_test rstmgr_alert_test 0.880s 74.316us 50 50 100.00
V2 tl_d_oob_addr_access rstmgr_tl_errors 4.090s 537.860us 20 20 100.00
V2 tl_d_illegal_access rstmgr_tl_errors 4.090s 537.860us 20 20 100.00
V2 tl_d_outstanding_access rstmgr_csr_hw_reset 0.980s 171.952us 5 5 100.00
rstmgr_csr_rw 0.960s 77.483us 20 20 100.00
rstmgr_csr_aliasing 2.780s 445.581us 5 5 100.00
rstmgr_same_csr_outstanding 1.490s 242.541us 20 20 100.00
V2 tl_d_partial_access rstmgr_csr_hw_reset 0.980s 171.952us 5 5 100.00
rstmgr_csr_rw 0.960s 77.483us 20 20 100.00
rstmgr_csr_aliasing 2.780s 445.581us 5 5 100.00
rstmgr_same_csr_outstanding 1.490s 242.541us 20 20 100.00
V2 TOTAL 340 340 100.00
V2S tl_intg_err rstmgr_sec_cm 25.520s 17.447ms 5 5 100.00
rstmgr_tl_intg_err 3.590s 1.110ms 20 20 100.00
V2S prim_count_check rstmgr_sec_cm 25.520s 17.447ms 5 5 100.00
V2S prim_fsm_check rstmgr_sec_cm 25.520s 17.447ms 5 5 100.00
V2S sec_cm_bus_integrity rstmgr_tl_intg_err 3.590s 1.110ms 20 20 100.00
V2S sec_cm_scan_intersig_mubi rstmgr_sec_cm_scan_intersig_mubi 1.350s 166.028us 50 50 100.00
V2S sec_cm_leaf_rst_bkgn_chk rstmgr_leaf_rst_cnsty 8.990s 2.161ms 50 50 100.00
V2S sec_cm_leaf_rst_shadow rstmgr_leaf_rst_shadow_attack 1.230s 243.871us 50 50 100.00
V2S sec_cm_leaf_fsm_sparse rstmgr_sec_cm 25.520s 17.447ms 5 5 100.00
V2S sec_cm_sw_rst_config_regwen rstmgr_csr_rw 0.960s 77.483us 20 20 100.00
V2S sec_cm_dump_ctrl_config_regwen rstmgr_csr_rw 0.960s 77.483us 20 20 100.00
V2S TOTAL 175 175 100.00
V3 stress_all_with_rand_reset rstmgr_stress_all_with_rand_reset 0 0 --
V3 TOTAL 0 0 --
TOTAL 620 620 100.00

Testplan Progress

Items Total Written Passing Progress
V1 6 6 6 100.00
V2 8 8 8 100.00
V2S 5 5 5 100.00
V3 1 0 0 0.00

Coverage Results

Coverage Dashboard

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP
99.44 99.40 99.31 99.88 -- 99.83 99.46 98.77

Past Results