Go
back
LINE 1358
EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T2,T3,T4 |
| 1 | 0 | 1 | Covered | T2,T3,T4 |
| 1 | 1 | 0 | Covered | T87,T131,T132 |
| 1 | 1 | 1 | Covered | T2,T6,T8 |
LINE 1361
EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T2,T3,T4 |
| 1 | 0 | 1 | Covered | T2,T4,T6 |
| 1 | 1 | 0 | Covered | T60,T61,T87 |
| 1 | 1 | 1 | Covered | T2,T6,T8 |
LINE 1364
EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T2,T3,T4 |
| 1 | 0 | 1 | Covered | T2,T4,T6 |
| 1 | 1 | 0 | Covered | T60,T87,T129 |
| 1 | 1 | 1 | Covered | T2,T6,T8 |