---

Detail Report for Assertions

Assertions Uncovered:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_ctrl.SecCmCFILinear_A	0	0	9464546	0	0	300

Assertions Success:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.AdvDataWidth_A	0	0	105	105	0	0
tb.dut.AesKeyKnownO_A	0	0	9464546	9395602	0	0
tb.dut.AlertKnownO_A	0	0	9464546	9395602	0	0
tb.dut.ErrCntMatch_A	0	0	105	105	0	0
tb.dut.FaultCntMatch_A	0	0	105	105	0	0
tb.dut.FpvSecCmCtrlCntAlertCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmCtrlDataFsmCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmCtrlMainFsmCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmCtrlOpFsmCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmKmacIfCntAlertCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmKmacIfFsmCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmRegWeOnehotCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmReseedCtrlCntAlertCheck_A	0	0	9464546	90	0	0
tb.dut.FpvSecCmSideloadCtrlFsmCheck_A	0	0	9464546	90	0	0
tb.dut.GenDataWidth_A	0	0	105	105	0	0
tb.dut.IntrKnownO_A	0	0	9464546	9395602	0	0
tb.dut.KeyWidthEqualityCheck_A	0	0	105	105	0	0
tb.dut.KmacDataKnownO_A	0	0	9417686	9348742	0	0
tb.dut.KmacKeyKnownO_A	0	0	9464546	9395602	0	0
tb.dut.KmacMaskCheck_A	0	0	105	105	0	0
tb.dut.LfsrWidth_A	0	0	105	105	0	0
tb.dut.OtbnKeyKnownO_A	0	0	9464546	9395602	0	0
tb.dut.OutputKeyDiff_A	0	0	105	105	0	0
tb.dut.TlAReadyKnownO_A	0	0	9464546	9395602	0	0
tb.dut.TlDValidKnownO_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[0].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[0].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[0].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[1].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[1].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[1].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[2].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[2].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[2].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[3].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[3].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[3].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[4].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[4].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[4].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[5].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[5].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[5].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[6].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[6].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[6].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[7].u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.gen_sw_assigns[7].u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.gen_sw_assigns[7].u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.keymgr_dpe_csr_assert.TlulOOBAddrErr_A	0	0	10723435	8074	0	0
tb.dut.keymgr_dpe_csr_assert.intr_enable_rd_A	0	0	10723435	2834	0	0
tb.dut.keymgr_dpe_csr_assert.key_version_rd_A	0	0	10723435	2760	0	0
tb.dut.keymgr_dpe_csr_assert.reseed_interval_regwen_rd_A	0	0	10723435	982	0	0
tb.dut.keymgr_dpe_csr_assert.salt_0_rd_A	0	0	10723435	2618	0	0
tb.dut.keymgr_dpe_csr_assert.salt_1_rd_A	0	0	10723435	2589	0	0
tb.dut.keymgr_dpe_csr_assert.salt_2_rd_A	0	0	10723435	2651	0	0
tb.dut.keymgr_dpe_csr_assert.salt_3_rd_A	0	0	10723435	2740	0	0
tb.dut.keymgr_dpe_csr_assert.salt_4_rd_A	0	0	10723435	2589	0	0
tb.dut.keymgr_dpe_csr_assert.salt_5_rd_A	0	0	10723435	2748	0	0
tb.dut.keymgr_dpe_csr_assert.salt_6_rd_A	0	0	10723435	2605	0	0
tb.dut.keymgr_dpe_csr_assert.salt_7_rd_A	0	0	10723435	2650	0	0
tb.dut.keymgr_dpe_csr_assert.sideload_clear_rd_A	0	0	10723435	2553	0	0
tb.dut.keymgr_dpe_csr_assert.slot_policy_rd_A	0	0	10723435	3407	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_0_rd_A	0	0	10723435	2574	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_1_rd_A	0	0	10723435	2523	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_2_rd_A	0	0	10723435	2520	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_3_rd_A	0	0	10723435	2762	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_4_rd_A	0	0	10723435	2683	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_5_rd_A	0	0	10723435	2704	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_6_rd_A	0	0	10723435	2523	0	0
tb.dut.keymgr_dpe_csr_assert.sw_binding_7_rd_A	0	0	10723435	2785	0	0
tb.dut.tlul_assert_device.aKnown_A	0	0	10723435	1531141	0	0
tb.dut.tlul_assert_device.aKnown_AKnownEnable	0	0	10723435	10589335	0	0
tb.dut.tlul_assert_device.aReadyKnown_A	0	0	10723435	10589335	0	0
tb.dut.tlul_assert_device.dKnown_A	0	0	10723435	2277396	0	0
tb.dut.tlul_assert_device.dKnown_AKnownEnable	0	0	10723435	10589335	0	0
tb.dut.tlul_assert_device.dReadyKnown_A	0	0	10723435	10589335	0	0
tb.dut.tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A	0	0	310	310	0	0
tb.dut.tlul_assert_device.gen_device.aDataKnown_M	0	0	10723636	212554	0	0
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A	0	0	10723435	5501	0	0
tb.dut.tlul_assert_device.gen_device.contigMask_M	0	0	10723636	1359126	0	0
tb.dut.tlul_assert_device.gen_device.dDataKnown_A	0	0	10676776	1913710	0	0
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A	0	0	10723435	5530	0	0
tb.dut.tlul_assert_device.gen_device.legalAParam_M	0	0	10723636	1531150	0	0
tb.dut.tlul_assert_device.gen_device.legalDParam_A	0	0	10723636	2277404	0	0
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M	0	0	10723636	1531150	0	0
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A	0	0	10723636	2277404	0	0
tb.dut.tlul_assert_device.gen_device.respOpcode_A	0	0	10723636	2277404	0	0
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A	0	0	10723636	2277404	0	0
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A	0	0	10723435	4005	0	0
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A	0	0	10723435	4129	0	0
tb.dut.tlul_assert_device.p_dbw.TlDbw_A	0	0	310	310	0	0
tb.dut.u_checks.gen_key_chk[0].u_key_pad.WidthCheck_A	0	0	105	105	0	0
tb.dut.u_checks.gen_key_chk[1].u_key_pad.WidthCheck_A	0	0	105	105	0	0
tb.dut.u_checks.u_creator_seed.WidthCheck_A	0	0	105	105	0	0
tb.dut.u_checks.u_devid.WidthCheck_A	0	0	105	105	0	0
tb.dut.u_checks.u_health_state.WidthCheck_A	0	0	105	105	0	0
tb.dut.u_checks.u_owner_seed.WidthCheck_A	0	0	105	105	0	0
tb.dut.u_ctrl.CntZero_A	0	0	9417686	9431	0	0
tb.dut.u_ctrl.DataEnDis_A	0	0	9338806	8981	0	0
tb.dut.u_ctrl.DataEn_A	0	0	9338806	5241858	0	0
tb.dut.u_ctrl.LoadKey_A	0	0	9385666	7590409	0	0
tb.dut.u_ctrl.SameErrCnt_A	0	0	105	105	0	0
tb.dut.u_ctrl.u_data_en.u_state_regs.AssertConnected_A	0	0	105	105	0	0
tb.dut.u_ctrl.u_data_en.u_state_regs_A	0	0	9464546	9395602	0	0
tb.dut.u_ctrl.u_hw_sel.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.u_ctrl.u_op_state.u_state_regs.AssertConnected_A	0	0	105	105	0	0
tb.dut.u_ctrl.u_op_state.u_state_regs_A	0	0	9464546	9395602	0	0
tb.dut.u_ctrl.u_state_regs.AssertConnected_A	0	0	105	105	0	0
tb.dut.u_ctrl.u_state_regs_A	0	0	9464546	9395602	0	0
tb.dut.u_intr_op_done.IntrTKind_A	0	0	105	105	0	0
tb.dut.u_kmac_if.AdvRemBytes_A	0	0	105	105	0	0
tb.dut.u_kmac_if.GenRemBytes_A	0	0	105	105	0	0
tb.dut.u_kmac_if.IdRemBytes_A	0	0	105	105	0	0
tb.dut.u_kmac_if.LastStrb_A	0	0	9417686	7270867	0	0
tb.dut.u_kmac_if.u_state_regs.AssertConnected_A	0	0	105	105	0	0
tb.dut.u_kmac_if.u_state_regs_A	0	0	9464546	9395602	0	0
tb.dut.u_lc_keymgr_en_sync.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.u_lc_keymgr_en_sync.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.u_lc_keymgr_en_sync.gen_flops.OutputDelay_A	0	0	9464546	9392857	0	315
tb.dut.u_reg.en2addrHit	0	0	10723435	1393756	0	0
tb.dut.u_reg.reAfterRv	0	0	10723435	1393756	0	0
tb.dut.u_reg.rePulse	0	0	10723435	1261209	0	0
tb.dut.u_reg.u_chk.PayLoadWidthCheck	0	0	310	310	0	0
tb.dut.u_reg.u_control_shadowed_dest_sel.CheckSwAccessIsLegal_A	0	0	310	310	0	0
tb.dut.u_reg.u_control_shadowed_dest_sel.MubiIsNotYetSupported_A	0	0	10723435	10589335	0	0
tb.dut.u_reg.u_control_shadowed_operation.CheckSwAccessIsLegal_A	0	0	310	310	0	0
tb.dut.u_reg.u_control_shadowed_operation.MubiIsNotYetSupported_A	0	0	10723435	10589335	0	0
tb.dut.u_reg.u_control_shadowed_slot_dst_sel.CheckSwAccessIsLegal_A	0	0	310	310	0	0
tb.dut.u_reg.u_control_shadowed_slot_dst_sel.MubiIsNotYetSupported_A	0	0	10723435	10589335	0	0
tb.dut.u_reg.u_control_shadowed_slot_src_sel.CheckSwAccessIsLegal_A	0	0	310	310	0	0
tb.dut.u_reg.u_control_shadowed_slot_src_sel.MubiIsNotYetSupported_A	0	0	10723435	10589335	0	0
tb.dut.u_reg.u_max_key_ver_shadowed.CheckSwAccessIsLegal_A	0	0	310	310	0	0
tb.dut.u_reg.u_max_key_ver_shadowed.MubiIsNotYetSupported_A	0	0	10723435	10589335	0	0
tb.dut.u_reg.u_reg_if.AllowedLatency_A	0	0	310	310	0	0
tb.dut.u_reg.u_reg_if.MatchedWidthAssert	0	0	310	310	0	0
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A	0	0	310	310	0	0
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A	0	0	310	310	0	0
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck	0	0	310	310	0	0
tb.dut.u_reg.u_reseed_interval_shadowed.CheckSwAccessIsLegal_A	0	0	310	310	0	0
tb.dut.u_reg.u_reseed_interval_shadowed.MubiIsNotYetSupported_A	0	0	10723435	10589335	0	0
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A	0	0	310	310	0	0
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck	0	0	310	310	0	0
tb.dut.u_reg.wePulse	0	0	10723435	132547	0	0
tb.dut.u_reseed_ctrl.u_edn_req.DataOutputDiffFromPrev_A	0	0	9464546	8682739	0	0
tb.dut.u_reseed_ctrl.u_edn_req.DataOutputValid_A	0	0	9464546	28561	0	0
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_sync_reqack_data.gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA	0	0	9464546	57126	0	0
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_sync_reqack_data.gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB	0	0	9464546	57126	0	0
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_sync_reqack_data.u_prim_sync_reqack.SyncReqAckAckNeedsReq	0	0	11582494	57131	0	0
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_sync_reqack_data.u_prim_sync_reqack.SyncReqAckHoldReq	0	0	9464546	28561	0	0
tb.dut.u_sideload_ctrl.KmacKeySource_a	0	0	9385666	3128	0	0
tb.dut.u_sideload_ctrl.u_mubi_buf.NumCopiesMustBeGreaterZero_A	0	0	105	105	0	0
tb.dut.u_sideload_ctrl.u_mubi_buf.OutputsKnown_A	0	0	9464546	9395602	0	0
tb.dut.u_sideload_ctrl.u_mubi_buf.gen_no_flops.OutputDelay_A	0	0	9464546	9395602	0	0
tb.dut.u_sideload_ctrl.u_state_regs.AssertConnected_A	0	0	105	105	0	0
tb.dut.u_sideload_ctrl.u_state_regs_A	0	0	9464546	9395602	0	0

Assertions Incomplete:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_ctrl.SecCmCFILinear_A	0	0	9464546	0	0	300
tb.dut.u_lc_keymgr_en_sync.gen_flops.OutputDelay_A	0	0	9464546	9392857	0	315

Assertions Excluded:

ASSERTIONS	CATEGORY	SEVERITY	EXCLUSION	EXCLUDE ANNOTATION	SRC
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_packer_fifo.DataOStableWhenPending_A	0	0	Excluded	[UNR] rready_i is tied to 1 from prim_edn_req module.
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_packer_fifo.ValidOPairedWithReadyI_A	0	0	Excluded	[UNR] rready_i is tied to 1 from prim_edn_req module.

---

Detail Report for Cover Sequences

Cover Sequences Uncovered:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	10723636	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	10723636	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	10723636	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	10723636	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	10723636	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	10723636	0	0	0

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	10723636	2789	2789	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	10723636	7934	7934	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	10723636	28859	28859	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	10723636	797842	797842	290

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	10723636	2789	2789	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	10723636	7934	7934	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	10723636	28859	28859	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	10723636	797842	797842	290