Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.78 99.07 96.67 100.00 100.00 98.82 98.33 91.54


Total test records in report: 920
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T295 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/17.adc_ctrl_filters_wakeup.1916845882 Sep 24 07:18:55 AM UTC 24 Sep 24 07:23:28 AM UTC 24 338525066329 ps
T252 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_filters_both.2475164896 Sep 24 07:20:48 AM UTC 24 Sep 24 07:23:33 AM UTC 24 162560494161 ps
T311 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/15.adc_ctrl_filters_both.4040812396 Sep 24 07:14:37 AM UTC 24 Sep 24 07:23:36 AM UTC 24 343142175178 ps
T254 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_filters_wakeup.1373684318 Sep 24 07:20:28 AM UTC 24 Sep 24 07:23:38 AM UTC 24 189899280709 ps
T240 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/8.adc_ctrl_filters_both.3222741526 Sep 24 07:04:18 AM UTC 24 Sep 24 07:23:38 AM UTC 24 503283224454 ps
T310 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_filters_both.1248540613 Sep 24 07:21:54 AM UTC 24 Sep 24 07:23:42 AM UTC 24 322760162065 ps
T452 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_poweron_counter.100673657 Sep 24 07:23:29 AM UTC 24 Sep 24 07:23:42 AM UTC 24 2782288450 ps
T453 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_alert_test.3153018846 Sep 24 07:23:43 AM UTC 24 Sep 24 07:23:46 AM UTC 24 522394763 ps
T247 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/13.adc_ctrl_clock_gating.2558637720 Sep 24 07:11:30 AM UTC 24 Sep 24 07:23:47 AM UTC 24 348924550054 ps
T454 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_smoke.1548696815 Sep 24 07:23:43 AM UTC 24 Sep 24 07:23:50 AM UTC 24 5925698379 ps
T157 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_stress_all_with_rand_reset.3788989407 Sep 24 07:23:39 AM UTC 24 Sep 24 07:23:52 AM UTC 24 8442456789 ps
T455 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_filters_polled_fixed.2167932978 Sep 24 07:21:24 AM UTC 24 Sep 24 07:23:53 AM UTC 24 163184454041 ps
T456 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_lowpower_counter.2200679227 Sep 24 07:22:03 AM UTC 24 Sep 24 07:23:54 AM UTC 24 30107505447 ps
T242 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/14.adc_ctrl_filters_interrupt.2812829941 Sep 24 07:12:39 AM UTC 24 Sep 24 07:23:56 AM UTC 24 493339923067 ps
T457 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/13.adc_ctrl_filters_polled_fixed.1451772980 Sep 24 07:11:01 AM UTC 24 Sep 24 07:24:04 AM UTC 24 324422627048 ps
T458 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/0.adc_ctrl_filters_polled_fixed.865262129 Sep 24 06:57:45 AM UTC 24 Sep 24 07:24:04 AM UTC 24 497140768802 ps
T273 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/1.adc_ctrl_filters_wakeup.4276935096 Sep 24 06:58:05 AM UTC 24 Sep 24 07:24:25 AM UTC 24 596681172586 ps
T459 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_poweron_counter.955795977 Sep 24 07:24:05 AM UTC 24 Sep 24 07:24:27 AM UTC 24 4663296381 ps
T460 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/16.adc_ctrl_filters_interrupt_fixed.3176855031 Sep 24 07:16:17 AM UTC 24 Sep 24 07:24:28 AM UTC 24 165701539934 ps
T280 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/13.adc_ctrl_filters_interrupt.3655973461 Sep 24 07:11:01 AM UTC 24 Sep 24 07:24:34 AM UTC 24 499402428150 ps
T227 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_stress_all.3468915809 Sep 24 07:22:23 AM UTC 24 Sep 24 07:24:39 AM UTC 24 172270678740 ps
T461 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_filters_polled_fixed.1530196574 Sep 24 07:20:14 AM UTC 24 Sep 24 07:24:40 AM UTC 24 164667541681 ps
T462 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_alert_test.1533597240 Sep 24 07:24:39 AM UTC 24 Sep 24 07:24:43 AM UTC 24 431052338 ps
T250 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_stress_all.2150940181 Sep 24 07:21:10 AM UTC 24 Sep 24 07:24:51 AM UTC 24 169534119206 ps
T321 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_filters_polled.1137407254 Sep 24 07:21:13 AM UTC 24 Sep 24 07:24:54 AM UTC 24 163432014512 ps
T463 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_lowpower_counter.3843558054 Sep 24 07:24:26 AM UTC 24 Sep 24 07:25:07 AM UTC 24 35176999409 ps
T464 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_smoke.1809490293 Sep 24 07:24:41 AM UTC 24 Sep 24 07:25:08 AM UTC 24 5928789182 ps
T465 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/13.adc_ctrl_filters_wakeup_fixed.589341117 Sep 24 07:11:30 AM UTC 24 Sep 24 07:25:10 AM UTC 24 395209092344 ps
T256 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/14.adc_ctrl_stress_all.2271105125 Sep 24 07:13:21 AM UTC 24 Sep 24 07:25:21 AM UTC 24 593267646978 ps
T466 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_polled_fixed.4003345981 Sep 24 07:23:47 AM UTC 24 Sep 24 07:25:22 AM UTC 24 327326336734 ps
T158 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/16.adc_ctrl_clock_gating.2349694353 Sep 24 07:17:10 AM UTC 24 Sep 24 07:25:29 AM UTC 24 329880916974 ps
T248 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/16.adc_ctrl_filters_interrupt.2029289102 Sep 24 07:16:15 AM UTC 24 Sep 24 07:25:33 AM UTC 24 166217518881 ps
T467 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_poweron_counter.1443307176 Sep 24 07:25:30 AM UTC 24 Sep 24 07:25:39 AM UTC 24 3590410974 ps
T468 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_lowpower_counter.730040227 Sep 24 07:23:34 AM UTC 24 Sep 24 07:25:40 AM UTC 24 40846833755 ps
T469 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_interrupt.4168279588 Sep 24 07:22:40 AM UTC 24 Sep 24 07:25:44 AM UTC 24 166803049150 ps
T301 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_stress_all_with_rand_reset.826451675 Sep 24 07:24:29 AM UTC 24 Sep 24 07:25:44 AM UTC 24 776471443813 ps
T470 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_alert_test.800885892 Sep 24 07:25:45 AM UTC 24 Sep 24 07:25:47 AM UTC 24 376760623 ps
T327 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_polled.4173744359 Sep 24 07:23:47 AM UTC 24 Sep 24 07:25:50 AM UTC 24 159488500980 ps
T471 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_smoke.3709682756 Sep 24 07:25:48 AM UTC 24 Sep 24 07:25:56 AM UTC 24 5568324619 ps
T222 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/17.adc_ctrl_fsm_reset.1690476639 Sep 24 07:19:37 AM UTC 24 Sep 24 07:26:01 AM UTC 24 103431571970 ps
T312 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/17.adc_ctrl_clock_gating.2204576020 Sep 24 07:19:11 AM UTC 24 Sep 24 07:26:06 AM UTC 24 505767054101 ps
T270 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_stress_all_with_rand_reset.1701235877 Sep 24 07:25:41 AM UTC 24 Sep 24 07:26:15 AM UTC 24 23334646118 ps
T472 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_interrupt_fixed.3586086414 Sep 24 07:22:41 AM UTC 24 Sep 24 07:26:32 AM UTC 24 160590379863 ps
T199 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/11.adc_ctrl_stress_all.1026739506 Sep 24 07:09:01 AM UTC 24 Sep 24 07:26:40 AM UTC 24 677692132114 ps
T235 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/16.adc_ctrl_stress_all.164788299 Sep 24 07:18:28 AM UTC 24 Sep 24 07:27:08 AM UTC 24 347617489940 ps
T299 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_clock_gating.3368959785 Sep 24 07:23:56 AM UTC 24 Sep 24 07:27:14 AM UTC 24 160452490389 ps
T473 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/16.adc_ctrl_fsm_reset.658324614 Sep 24 07:17:58 AM UTC 24 Sep 24 07:27:16 AM UTC 24 94586281134 ps
T474 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_poweron_counter.3281315261 Sep 24 07:27:15 AM UTC 24 Sep 24 07:27:23 AM UTC 24 3024837168 ps
T200 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_polled.3784901885 Sep 24 07:22:32 AM UTC 24 Sep 24 07:27:25 AM UTC 24 482206887915 ps
T475 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/8.adc_ctrl_filters_wakeup_fixed.2103031886 Sep 24 07:04:12 AM UTC 24 Sep 24 07:27:28 AM UTC 24 598848036708 ps
T476 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_lowpower_counter.1279414228 Sep 24 07:25:34 AM UTC 24 Sep 24 07:27:31 AM UTC 24 39110168502 ps
T159 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_filters_both.3712232105 Sep 24 07:25:22 AM UTC 24 Sep 24 07:27:33 AM UTC 24 163074979994 ps
T477 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_alert_test.395884833 Sep 24 07:27:32 AM UTC 24 Sep 24 07:27:36 AM UTC 24 478319677 ps
T478 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_stress_all_with_rand_reset.1668473934 Sep 24 07:27:26 AM UTC 24 Sep 24 07:27:39 AM UTC 24 32715545312 ps
T479 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_smoke.633592140 Sep 24 07:27:34 AM UTC 24 Sep 24 07:27:41 AM UTC 24 5783201430 ps
T480 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/5.adc_ctrl_filters_wakeup_fixed.918551701 Sep 24 07:00:06 AM UTC 24 Sep 24 07:27:41 AM UTC 24 614419218142 ps
T481 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_smoke.3981705864 Sep 24 07:28:37 AM UTC 24 Sep 24 07:28:45 AM UTC 24 6010667593 ps
T177 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_filters_interrupt.504444975 Sep 24 07:24:54 AM UTC 24 Sep 24 07:27:41 AM UTC 24 326195987814 ps
T181 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_filters_wakeup.2999845267 Sep 24 07:21:41 AM UTC 24 Sep 24 07:27:56 AM UTC 24 172923045970 ps
T182 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_stress_all.2030528111 Sep 24 07:24:35 AM UTC 24 Sep 24 07:28:10 AM UTC 24 371882015769 ps
T183 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_lowpower_counter.347069700 Sep 24 07:27:17 AM UTC 24 Sep 24 07:28:11 AM UTC 24 26549564884 ps
T184 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_clock_gating.2233314009 Sep 24 07:25:22 AM UTC 24 Sep 24 07:28:17 AM UTC 24 329184509883 ps
T185 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/16.adc_ctrl_filters_wakeup.1429132523 Sep 24 07:16:51 AM UTC 24 Sep 24 07:28:20 AM UTC 24 250137461596 ps
T160 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/11.adc_ctrl_filters_interrupt.134700913 Sep 24 07:07:52 AM UTC 24 Sep 24 07:28:29 AM UTC 24 489858454840 ps
T186 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_poweron_counter.2384300367 Sep 24 07:28:17 AM UTC 24 Sep 24 07:28:29 AM UTC 24 4773105145 ps
T187 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/14.adc_ctrl_filters_wakeup.978565337 Sep 24 07:12:46 AM UTC 24 Sep 24 07:28:32 AM UTC 24 651013908034 ps
T188 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/3.adc_ctrl_filters_wakeup_fixed.1071899843 Sep 24 06:58:44 AM UTC 24 Sep 24 07:28:32 AM UTC 24 606133282148 ps
T482 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_alert_test.3304230464 Sep 24 07:28:33 AM UTC 24 Sep 24 07:28:36 AM UTC 24 346736353 ps
T228 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/12.adc_ctrl_filters_polled.2070274901 Sep 24 07:09:24 AM UTC 24 Sep 24 07:28:39 AM UTC 24 491363350651 ps
T483 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_lowpower_counter.1097135349 Sep 24 07:28:21 AM UTC 24 Sep 24 07:28:39 AM UTC 24 24833771191 ps
T484 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_polled_fixed.2272509821 Sep 24 07:22:35 AM UTC 24 Sep 24 07:28:43 AM UTC 24 156714806144 ps
T210 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_fsm_reset.918797431 Sep 24 07:20:57 AM UTC 24 Sep 24 07:28:49 AM UTC 24 67414102195 ps
T485 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_interrupt_fixed.3388505350 Sep 24 07:27:41 AM UTC 24 Sep 24 07:28:55 AM UTC 24 161081444507 ps
T30 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_stress_all_with_rand_reset.2267288963 Sep 24 07:28:30 AM UTC 24 Sep 24 07:28:56 AM UTC 24 7910980093 ps
T161 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_clock_gating.3095065015 Sep 24 07:21:53 AM UTC 24 Sep 24 07:28:58 AM UTC 24 355894467818 ps
T282 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_filters_interrupt.1003227145 Sep 24 07:21:30 AM UTC 24 Sep 24 07:29:23 AM UTC 24 492825033843 ps
T486 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_poweron_counter.3976505229 Sep 24 07:29:24 AM UTC 24 Sep 24 07:29:28 AM UTC 24 5058941741 ps
T350 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_filters_interrupt.585137159 Sep 24 07:26:01 AM UTC 24 Sep 24 07:29:31 AM UTC 24 332938680818 ps
T487 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_polled_fixed.1046082384 Sep 24 07:27:39 AM UTC 24 Sep 24 07:29:32 AM UTC 24 166089116976 ps
T488 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_filters_interrupt_fixed.833483967 Sep 24 07:20:23 AM UTC 24 Sep 24 07:29:40 AM UTC 24 335788004003 ps
T489 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_stress_all_with_rand_reset.2515068906 Sep 24 07:29:33 AM UTC 24 Sep 24 07:29:43 AM UTC 24 2048286325 ps
T490 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_filters_polled.1084266612 Sep 24 07:25:50 AM UTC 24 Sep 24 07:29:45 AM UTC 24 331327722598 ps
T491 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_alert_test.1530772227 Sep 24 07:29:44 AM UTC 24 Sep 24 07:29:47 AM UTC 24 328207176 ps
T492 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_filters_polled_fixed.1585266255 Sep 24 07:25:57 AM UTC 24 Sep 24 07:29:59 AM UTC 24 489232875015 ps
T493 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_filters_interrupt_fixed.1964527743 Sep 24 07:26:07 AM UTC 24 Sep 24 07:30:10 AM UTC 24 323696974959 ps
T494 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_smoke.2643190835 Sep 24 07:29:46 AM UTC 24 Sep 24 07:30:12 AM UTC 24 6078816903 ps
T495 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_stress_all.443564096 Sep 24 07:23:39 AM UTC 24 Sep 24 07:30:18 AM UTC 24 169332537982 ps
T496 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/9.adc_ctrl_filters_polled.2433595436 Sep 24 07:04:58 AM UTC 24 Sep 24 07:30:21 AM UTC 24 503201094522 ps
T497 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_lowpower_counter.2995352811 Sep 24 07:29:29 AM UTC 24 Sep 24 07:30:22 AM UTC 24 27326373561 ps
T330 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_both.775735750 Sep 24 07:23:03 AM UTC 24 Sep 24 07:30:26 AM UTC 24 338410147254 ps
T498 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_wakeup_fixed.3370622384 Sep 24 07:27:57 AM UTC 24 Sep 24 07:30:36 AM UTC 24 217986799693 ps
T499 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/0.adc_ctrl_filters_wakeup_fixed.4141728996 Sep 24 06:57:52 AM UTC 24 Sep 24 07:30:38 AM UTC 24 625560596558 ps
T500 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_poweron_counter.1860065316 Sep 24 07:30:37 AM UTC 24 Sep 24 07:30:50 AM UTC 24 5215996463 ps
T271 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_interrupt.76787510 Sep 24 07:23:51 AM UTC 24 Sep 24 07:31:00 AM UTC 24 164207910804 ps
T501 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/14.adc_ctrl_filters_wakeup_fixed.2210606845 Sep 24 07:12:51 AM UTC 24 Sep 24 07:31:00 AM UTC 24 403568269566 ps
T502 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_lowpower_counter.3784076795 Sep 24 07:30:39 AM UTC 24 Sep 24 07:31:01 AM UTC 24 21418166058 ps
T503 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_alert_test.127308728 Sep 24 07:31:02 AM UTC 24 Sep 24 07:31:05 AM UTC 24 465898241 ps
T211 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_fsm_reset.2385295058 Sep 24 07:23:36 AM UTC 24 Sep 24 07:31:07 AM UTC 24 126025043200 ps
T277 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_wakeup.3348574943 Sep 24 07:23:53 AM UTC 24 Sep 24 07:31:15 AM UTC 24 512013981224 ps
T316 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_wakeup.257388237 Sep 24 07:28:49 AM UTC 24 Sep 24 07:31:15 AM UTC 24 192221997106 ps
T504 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_smoke.1035125836 Sep 24 07:31:06 AM UTC 24 Sep 24 07:31:17 AM UTC 24 5938723431 ps
T505 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_filters_polled_fixed.1925921851 Sep 24 07:24:52 AM UTC 24 Sep 24 07:31:19 AM UTC 24 494464626209 ps
T506 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_wakeup_fixed.584488245 Sep 24 07:28:55 AM UTC 24 Sep 24 07:31:22 AM UTC 24 200613931982 ps
T507 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_stress_all_with_rand_reset.1315206256 Sep 24 07:31:01 AM UTC 24 Sep 24 07:31:31 AM UTC 24 10336416870 ps
T224 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_fsm_reset.1583515482 Sep 24 07:25:40 AM UTC 24 Sep 24 07:32:04 AM UTC 24 69777008239 ps
T166 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_polled.3453854736 Sep 24 07:28:39 AM UTC 24 Sep 24 07:32:23 AM UTC 24 330830102308 ps
T508 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_poweron_counter.2620639604 Sep 24 07:32:24 AM UTC 24 Sep 24 07:32:35 AM UTC 24 4395270514 ps
T509 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_polled_fixed.292771875 Sep 24 07:28:40 AM UTC 24 Sep 24 07:32:40 AM UTC 24 327020145184 ps
T510 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_wakeup_fixed.1377119328 Sep 24 07:23:54 AM UTC 24 Sep 24 07:32:45 AM UTC 24 205258733379 ps
T511 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_lowpower_counter.538408614 Sep 24 07:32:36 AM UTC 24 Sep 24 07:33:00 AM UTC 24 23720008179 ps
T344 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_stress_all_with_rand_reset.185643514 Sep 24 07:32:46 AM UTC 24 Sep 24 07:33:00 AM UTC 24 12891170333 ps
T512 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_alert_test.1497357582 Sep 24 07:33:00 AM UTC 24 Sep 24 07:33:04 AM UTC 24 472667950 ps
T323 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_clock_gating.1314447183 Sep 24 07:22:54 AM UTC 24 Sep 24 07:33:05 AM UTC 24 493171946067 ps
T513 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_filters_wakeup_fixed.1494174679 Sep 24 07:20:34 AM UTC 24 Sep 24 07:33:09 AM UTC 24 594804395557 ps
T514 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_smoke.2083465858 Sep 24 07:33:05 AM UTC 24 Sep 24 07:33:13 AM UTC 24 5802308283 ps
T515 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_filters_wakeup_fixed.3696294427 Sep 24 07:25:10 AM UTC 24 Sep 24 07:33:13 AM UTC 24 189865647911 ps
T36 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/13.adc_ctrl_stress_all.3466522576 Sep 24 07:12:20 AM UTC 24 Sep 24 07:33:17 AM UTC 24 441985569538 ps
T333 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_wakeup.2615340941 Sep 24 07:22:42 AM UTC 24 Sep 24 07:33:34 AM UTC 24 521923621594 ps
T516 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_wakeup_fixed.860146918 Sep 24 07:31:23 AM UTC 24 Sep 24 07:33:41 AM UTC 24 204974811738 ps
T517 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/12.adc_ctrl_filters_polled_fixed.3257623358 Sep 24 07:09:26 AM UTC 24 Sep 24 07:34:00 AM UTC 24 491568311749 ps
T342 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_clock_gating.773325157 Sep 24 07:31:32 AM UTC 24 Sep 24 07:34:30 AM UTC 24 430335416295 ps
T373 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_fsm_reset.1884131089 Sep 24 07:22:11 AM UTC 24 Sep 24 07:34:31 AM UTC 24 94564010788 ps
T225 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_fsm_reset.1218438090 Sep 24 07:28:30 AM UTC 24 Sep 24 07:34:34 AM UTC 24 68325434125 ps
T354 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_polled.2618357206 Sep 24 07:31:08 AM UTC 24 Sep 24 07:34:39 AM UTC 24 168742379142 ps
T518 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_lowpower_counter.2600976734 Sep 24 07:34:32 AM UTC 24 Sep 24 07:34:50 AM UTC 24 36615732508 ps
T519 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_poweron_counter.179547082 Sep 24 07:34:31 AM UTC 24 Sep 24 07:34:54 AM UTC 24 5145141214 ps
T520 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_polled_fixed.975569298 Sep 24 07:31:15 AM UTC 24 Sep 24 07:34:55 AM UTC 24 328593373445 ps
T521 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_alert_test.1849113808 Sep 24 07:34:54 AM UTC 24 Sep 24 07:34:58 AM UTC 24 554779124 ps
T522 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_interrupt_fixed.13526825 Sep 24 07:23:53 AM UTC 24 Sep 24 07:35:08 AM UTC 24 162348828793 ps
T31 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_stress_all_with_rand_reset.1151303956 Sep 24 07:34:40 AM UTC 24 Sep 24 07:35:09 AM UTC 24 5321724051 ps
T523 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_stress_all.3617272396 Sep 24 07:25:44 AM UTC 24 Sep 24 07:35:21 AM UTC 24 191780501874 ps
T524 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_smoke.2123312520 Sep 24 07:34:56 AM UTC 24 Sep 24 07:35:24 AM UTC 24 5999666353 ps
T525 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_interrupt.2206805727 Sep 24 07:28:43 AM UTC 24 Sep 24 07:35:40 AM UTC 24 165627359338 ps
T526 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_wakeup_fixed.2025005358 Sep 24 07:22:45 AM UTC 24 Sep 24 07:35:45 AM UTC 24 618830796454 ps
T527 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_interrupt_fixed.691479783 Sep 24 07:28:46 AM UTC 24 Sep 24 07:35:53 AM UTC 24 166091414765 ps
T261 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_clock_gating.2645849347 Sep 24 07:33:42 AM UTC 24 Sep 24 07:36:08 AM UTC 24 327889318213 ps
T528 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_both.2017166580 Sep 24 07:32:05 AM UTC 24 Sep 24 07:36:11 AM UTC 24 336393941373 ps
T219 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_fsm_reset.3602107728 Sep 24 07:24:28 AM UTC 24 Sep 24 07:36:15 AM UTC 24 99162461846 ps
T529 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_lowpower_counter.1663186680 Sep 24 07:36:12 AM UTC 24 Sep 24 07:36:21 AM UTC 24 26878370964 ps
T371 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_stress_all_with_rand_reset.1482729225 Sep 24 07:36:21 AM UTC 24 Sep 24 07:36:26 AM UTC 24 2018948996 ps
T530 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_poweron_counter.1743743841 Sep 24 07:36:09 AM UTC 24 Sep 24 07:36:27 AM UTC 24 4838471100 ps
T531 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_alert_test.2236679424 Sep 24 07:36:27 AM UTC 24 Sep 24 07:36:30 AM UTC 24 550910154 ps
T532 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_smoke.3006919570 Sep 24 07:36:30 AM UTC 24 Sep 24 07:36:34 AM UTC 24 5956613120 ps
T345 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/17.adc_ctrl_stress_all.2023670900 Sep 24 07:19:47 AM UTC 24 Sep 24 07:36:48 AM UTC 24 328234949102 ps
T533 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/17.adc_ctrl_filters_interrupt_fixed.2560660423 Sep 24 07:18:54 AM UTC 24 Sep 24 07:36:55 AM UTC 24 498157599779 ps
T266 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_filters_both.2536281102 Sep 24 07:27:09 AM UTC 24 Sep 24 07:37:09 AM UTC 24 323907430921 ps
T534 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_filters_wakeup_fixed.488754140 Sep 24 07:33:35 AM UTC 24 Sep 24 07:37:21 AM UTC 24 418314683049 ps
T283 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_both.962766388 Sep 24 07:28:12 AM UTC 24 Sep 24 07:37:28 AM UTC 24 404800132582 ps
T296 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_wakeup.1394597329 Sep 24 07:31:19 AM UTC 24 Sep 24 07:37:39 AM UTC 24 395650299350 ps
T535 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_interrupt_fixed.2609704913 Sep 24 07:30:12 AM UTC 24 Sep 24 07:37:41 AM UTC 24 165129051037 ps
T274 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/18.adc_ctrl_clock_gating.4108863095 Sep 24 07:20:43 AM UTC 24 Sep 24 07:37:47 AM UTC 24 352224842758 ps
T536 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_poweron_counter.3914129018 Sep 24 07:37:47 AM UTC 24 Sep 24 07:37:52 AM UTC 24 3784442349 ps
T537 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_clock_gating.3478290520 Sep 24 07:28:57 AM UTC 24 Sep 24 07:37:54 AM UTC 24 199236898153 ps
T329 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_wakeup.457203273 Sep 24 07:30:18 AM UTC 24 Sep 24 07:38:11 AM UTC 24 372326905192 ps
T351 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_stress_all.2167387198 Sep 24 07:28:32 AM UTC 24 Sep 24 07:38:12 AM UTC 24 375486393002 ps
T352 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_both.3926768317 Sep 24 07:28:59 AM UTC 24 Sep 24 07:38:16 AM UTC 24 342704655833 ps
T538 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/13.adc_ctrl_filters_polled.1228797060 Sep 24 07:10:49 AM UTC 24 Sep 24 07:38:18 AM UTC 24 486957550798 ps
T539 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_alert_test.2586084349 Sep 24 07:38:17 AM UTC 24 Sep 24 07:38:19 AM UTC 24 521872621 ps
T355 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_stress_all.4284717557 Sep 24 07:34:50 AM UTC 24 Sep 24 07:38:23 AM UTC 24 336296079874 ps
T540 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_fsm_reset.2165289836 Sep 24 07:29:32 AM UTC 24 Sep 24 07:38:25 AM UTC 24 111335703690 ps
T541 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_smoke.1857384527 Sep 24 07:38:19 AM UTC 24 Sep 24 07:38:34 AM UTC 24 5833868636 ps
T167 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_polled.917987196 Sep 24 07:36:35 AM UTC 24 Sep 24 07:38:36 AM UTC 24 478637501365 ps
T168 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_filters_polled.3791600808 Sep 24 07:33:06 AM UTC 24 Sep 24 07:38:40 AM UTC 24 489115025059 ps
T307 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_stress_all_with_rand_reset.3300741097 Sep 24 07:38:11 AM UTC 24 Sep 24 07:38:41 AM UTC 24 60732294198 ps
T542 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_filters_polled_fixed.4155012900 Sep 24 07:33:09 AM UTC 24 Sep 24 07:38:47 AM UTC 24 487839859440 ps
T543 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_fsm_reset.2762726631 Sep 24 07:27:24 AM UTC 24 Sep 24 07:39:15 AM UTC 24 105923266564 ps
T544 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_polled_fixed.763056602 Sep 24 07:29:59 AM UTC 24 Sep 24 07:39:24 AM UTC 24 164887177786 ps
T545 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_poweron_counter.1929831762 Sep 24 07:39:16 AM UTC 24 Sep 24 07:39:27 AM UTC 24 3964753365 ps
T546 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_filters_interrupt_fixed.241663612 Sep 24 07:25:08 AM UTC 24 Sep 24 07:39:37 AM UTC 24 330469114782 ps
T547 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_polled.87116513 Sep 24 07:29:48 AM UTC 24 Sep 24 07:39:41 AM UTC 24 485156313097 ps
T548 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_wakeup.3396252817 Sep 24 07:37:22 AM UTC 24 Sep 24 07:39:47 AM UTC 24 205596268639 ps
T549 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_alert_test.616532709 Sep 24 07:39:48 AM UTC 24 Sep 24 07:39:51 AM UTC 24 492123335 ps
T550 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_lowpower_counter.1153298627 Sep 24 07:39:26 AM UTC 24 Sep 24 07:39:57 AM UTC 24 26283645590 ps
T551 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_both.1129271141 Sep 24 07:37:41 AM UTC 24 Sep 24 07:39:59 AM UTC 24 181920842775 ps
T552 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_smoke.2046856465 Sep 24 07:39:52 AM UTC 24 Sep 24 07:40:06 AM UTC 24 5678784906 ps
T201 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_stress_all_with_rand_reset.3967236688 Sep 24 07:39:38 AM UTC 24 Sep 24 07:40:08 AM UTC 24 33738473113 ps
T553 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_lowpower_counter.2383280528 Sep 24 07:37:52 AM UTC 24 Sep 24 07:40:09 AM UTC 24 33684738848 ps
T554 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_interrupt_fixed.1203697581 Sep 24 07:31:18 AM UTC 24 Sep 24 07:40:19 AM UTC 24 170908380319 ps
T555 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_wakeup_fixed.806272096 Sep 24 07:30:22 AM UTC 24 Sep 24 07:40:33 AM UTC 24 194756192179 ps
T236 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_filters_wakeup.3245952556 Sep 24 07:26:15 AM UTC 24 Sep 24 07:40:41 AM UTC 24 351161135462 ps
T357 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/15.adc_ctrl_clock_gating.1291806265 Sep 24 07:14:27 AM UTC 24 Sep 24 07:40:45 AM UTC 24 498639819076 ps
T343 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/14.adc_ctrl_clock_gating.2438424556 Sep 24 07:12:52 AM UTC 24 Sep 24 07:40:51 AM UTC 24 537261314493 ps
T556 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_interrupt.1469179186 Sep 24 07:36:56 AM UTC 24 Sep 24 07:40:54 AM UTC 24 333555922588 ps
T557 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_poweron_counter.2297947259 Sep 24 07:40:46 AM UTC 24 Sep 24 07:40:58 AM UTC 24 3314362384 ps
T558 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_wakeup_fixed.1443592720 Sep 24 07:35:41 AM UTC 24 Sep 24 07:41:13 AM UTC 24 401987907984 ps
T32 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_stress_all_with_rand_reset.1180133095 Sep 24 07:40:59 AM UTC 24 Sep 24 07:41:17 AM UTC 24 6563109657 ps
T559 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_alert_test.3663019854 Sep 24 07:41:18 AM UTC 24 Sep 24 07:41:21 AM UTC 24 319271654 ps
T560 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_wakeup_fixed.3686602610 Sep 24 07:37:29 AM UTC 24 Sep 24 07:41:23 AM UTC 24 613781416675 ps
T561 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_smoke.539354439 Sep 24 07:41:21 AM UTC 24 Sep 24 07:41:27 AM UTC 24 5998792797 ps
T562 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_lowpower_counter.2811564828 Sep 24 07:40:52 AM UTC 24 Sep 24 07:41:37 AM UTC 24 36004813388 ps
T334 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/22.adc_ctrl_filters_wakeup.1187321776 Sep 24 07:25:08 AM UTC 24 Sep 24 07:41:48 AM UTC 24 388975716618 ps
T563 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_wakeup.496925538 Sep 24 07:40:10 AM UTC 24 Sep 24 07:41:55 AM UTC 24 170299166751 ps
T326 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_wakeup.4215245021 Sep 24 07:38:37 AM UTC 24 Sep 24 07:41:56 AM UTC 24 354896204314 ps
T376 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_fsm_reset.156239943 Sep 24 07:32:41 AM UTC 24 Sep 24 07:42:03 AM UTC 24 124589951932 ps
T564 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/19.adc_ctrl_filters_wakeup_fixed.878857482 Sep 24 07:21:49 AM UTC 24 Sep 24 07:42:03 AM UTC 24 397656497067 ps
T565 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_filters_both.4145806066 Sep 24 07:34:01 AM UTC 24 Sep 24 07:42:06 AM UTC 24 176199540326 ps
T566 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_poweron_counter.1441802941 Sep 24 07:42:07 AM UTC 24 Sep 24 07:42:13 AM UTC 24 4423658616 ps
T313 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_clock_gating.603502712 Sep 24 07:26:41 AM UTC 24 Sep 24 07:42:19 AM UTC 24 424562447927 ps
T284 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/16.adc_ctrl_filters_both.171723750 Sep 24 07:17:42 AM UTC 24 Sep 24 07:42:24 AM UTC 24 488385354152 ps
T359 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_polled.1605955245 Sep 24 07:27:37 AM UTC 24 Sep 24 07:42:29 AM UTC 24 326652974557 ps
T567 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_fsm_reset.3363919776 Sep 24 07:34:35 AM UTC 24 Sep 24 07:42:38 AM UTC 24 99131494631 ps
T338 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_both.2371396132 Sep 24 07:24:04 AM UTC 24 Sep 24 07:42:39 AM UTC 24 571628982636 ps
T568 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_alert_test.779239683 Sep 24 07:42:39 AM UTC 24 Sep 24 07:42:41 AM UTC 24 508333347 ps
T569 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_smoke.1028226087 Sep 24 07:42:40 AM UTC 24 Sep 24 07:42:45 AM UTC 24 5867187796 ps
T570 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/23.adc_ctrl_filters_wakeup_fixed.2696168004 Sep 24 07:26:33 AM UTC 24 Sep 24 07:42:51 AM UTC 24 388372541131 ps
T571 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_fsm_reset.3201055511 Sep 24 07:30:51 AM UTC 24 Sep 24 07:43:00 AM UTC 24 98299195194 ps
T572 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_lowpower_counter.3706412645 Sep 24 07:42:14 AM UTC 24 Sep 24 07:43:01 AM UTC 24 44161808501 ps
T573 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_stress_all_with_rand_reset.2389253502 Sep 24 07:42:25 AM UTC 24 Sep 24 07:43:10 AM UTC 24 17438004291 ps
T574 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_polled_fixed.3677697458 Sep 24 07:41:28 AM UTC 24 Sep 24 07:43:14 AM UTC 24 161455362338 ps
T575 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_interrupt_fixed.1301260771 Sep 24 07:35:24 AM UTC 24 Sep 24 07:43:14 AM UTC 24 159400875099 ps
T576 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_polled.1462863794 Sep 24 07:41:23 AM UTC 24 Sep 24 07:43:15 AM UTC 24 166958887045 ps
T577 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_polled.3764489839 Sep 24 07:34:59 AM UTC 24 Sep 24 07:43:20 AM UTC 24 326003693577 ps
T578 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_poweron_counter.754543759 Sep 24 07:43:16 AM UTC 24 Sep 24 07:43:27 AM UTC 24 4799733901 ps
T319 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_filters_wakeup.1272121717 Sep 24 07:33:18 AM UTC 24 Sep 24 07:43:59 AM UTC 24 552563340361 ps
T579 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_wakeup_fixed.1672575532 Sep 24 07:41:57 AM UTC 24 Sep 24 07:44:02 AM UTC 24 195208204200 ps
T33 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_stress_all_with_rand_reset.173354751 Sep 24 07:44:00 AM UTC 24 Sep 24 07:44:09 AM UTC 24 4409721411 ps
T580 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_alert_test.2667037212 Sep 24 07:44:09 AM UTC 24 Sep 24 07:44:11 AM UTC 24 466335361 ps
T337 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_interrupt.3616516114 Sep 24 07:42:51 AM UTC 24 Sep 24 07:44:27 AM UTC 24 332783007425 ps
T581 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_smoke.4116824541 Sep 24 07:44:12 AM UTC 24 Sep 24 07:44:27 AM UTC 24 5780328565 ps
T582 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_fsm_reset.3817168567 Sep 24 07:37:54 AM UTC 24 Sep 24 07:44:30 AM UTC 24 74709546707 ps
T583 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_polled_fixed.2626764259 Sep 24 07:39:59 AM UTC 24 Sep 24 07:44:37 AM UTC 24 489446055503 ps
T584 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_lowpower_counter.3952816036 Sep 24 07:43:21 AM UTC 24 Sep 24 07:44:45 AM UTC 24 21234102861 ps
T585 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_polled_fixed.2512172011 Sep 24 07:36:50 AM UTC 24 Sep 24 07:44:45 AM UTC 24 330888882297 ps
T586 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_wakeup_fixed.3396311703 Sep 24 07:38:41 AM UTC 24 Sep 24 07:45:04 AM UTC 24 398848299634 ps
T587 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_polled_fixed.2162001792 Sep 24 07:38:24 AM UTC 24 Sep 24 07:45:15 AM UTC 24 496598327898 ps
T588 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_polled.1306293978 Sep 24 07:44:28 AM UTC 24 Sep 24 07:45:30 AM UTC 24 164647895883 ps
T589 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_poweron_counter.1396753217 Sep 24 07:45:31 AM UTC 24 Sep 24 07:45:36 AM UTC 24 2864814128 ps
T287 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_polled.2870356949 Sep 24 07:38:20 AM UTC 24 Sep 24 07:45:39 AM UTC 24 162643733295 ps
T339 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_interrupt.3984044017 Sep 24 07:30:11 AM UTC 24 Sep 24 07:45:43 AM UTC 24 326491076720 ps
T590 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_lowpower_counter.1945843012 Sep 24 07:45:36 AM UTC 24 Sep 24 07:45:50 AM UTC 24 35230990368 ps
T591 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_polled.3291394559 Sep 24 07:39:58 AM UTC 24 Sep 24 07:45:54 AM UTC 24 491188086232 ps
T592 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_fsm_reset.1539661515 Sep 24 07:36:15 AM UTC 24 Sep 24 07:45:57 AM UTC 24 114058633231 ps
T593 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_alert_test.2954617815 Sep 24 07:45:55 AM UTC 24 Sep 24 07:45:58 AM UTC 24 486749452 ps
T594 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_smoke.1958050196 Sep 24 07:45:58 AM UTC 24 Sep 24 07:46:04 AM UTC 24 6041175951 ps
T34 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_stress_all_with_rand_reset.1126528011 Sep 24 07:45:44 AM UTC 24 Sep 24 07:46:10 AM UTC 24 9224094562 ps
T595 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_interrupt_fixed.3599483380 Sep 24 07:43:01 AM UTC 24 Sep 24 07:46:37 AM UTC 24 486794301959 ps
T286 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_interrupt.3597916796 Sep 24 07:41:38 AM UTC 24 Sep 24 07:46:37 AM UTC 24 163683786932 ps
T596 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_polled_fixed.905570508 Sep 24 07:44:28 AM UTC 24 Sep 24 07:46:39 AM UTC 24 319783465261 ps
T288 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_stress_all.1620171170 Sep 24 07:41:14 AM UTC 24 Sep 24 07:46:51 AM UTC 24 336698445908 ps
T597 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_wakeup_fixed.2969211874 Sep 24 07:40:20 AM UTC 24 Sep 24 07:46:58 AM UTC 24 199070481977 ps
T598 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_wakeup.4230648791 Sep 24 07:35:25 AM UTC 24 Sep 24 07:47:01 AM UTC 24 487019752091 ps
T599 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_interrupt_fixed.2066819328 Sep 24 07:38:35 AM UTC 24 Sep 24 07:47:12 AM UTC 24 167835472644 ps
T289 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_clock_gating.1792940765 Sep 24 07:28:11 AM UTC 24 Sep 24 07:47:15 AM UTC 24 501775651371 ps
T600 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_poweron_counter.1459567800 Sep 24 07:47:02 AM UTC 24 Sep 24 07:47:20 AM UTC 24 3962076989 ps
T601 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_both.718259016 Sep 24 07:45:16 AM UTC 24 Sep 24 07:47:26 AM UTC 24 162986603439 ps
T178 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_both.1967364930 Sep 24 07:42:04 AM UTC 24 Sep 24 07:47:44 AM UTC 24 529923650426 ps
T602 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_stress_all_with_rand_reset.1895452549 Sep 24 07:47:21 AM UTC 24 Sep 24 07:47:45 AM UTC 24 12387267683 ps
T245 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_clock_gating.1795185355 Sep 24 07:35:46 AM UTC 24 Sep 24 07:47:45 AM UTC 24 371882923001 ps
T603 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_alert_test.2401599466 Sep 24 07:47:44 AM UTC 24 Sep 24 07:47:47 AM UTC 24 489516627 ps
T212 /workspaces/repo/scratch/os_regression_2024_09_23/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_stress_all.524403780 Sep 24 07:36:26 AM UTC 24 Sep 24 07:47:51 AM UTC 24 278882213502 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%