EDN Simulation Results

Wednesday October 04 2023 19:02:35 UTC

GitHub Revision: 1522c8119

Branch: os_regression

Testplan

Simulator: VCS

Build randomization enabled with --build-seed 1107990535

Test Results

Stage	Name	Tests	Max Job Runtime	Simulated Time	Passing	Total	Pass Rate
V1	smoke	edn_smoke	0.950s	48.547us	50	50	100.00
V1	csr_hw_reset	edn_csr_hw_reset	0.980s	20.061us	5	5	100.00
V1	csr_rw	edn_csr_rw	0.950s	14.900us	20	20	100.00
V1	csr_bit_bash	edn_csr_bit_bash	5.870s	268.292us	5	5	100.00
V1	csr_aliasing	edn_csr_aliasing	1.510s	37.653us	5	5	100.00
V1	csr_mem_rw_with_rand_reset	edn_csr_mem_rw_with_rand_reset	2.010s	80.398us	20	20	100.00
V1	regwen_csr_and_corresponding_lockable_csr	edn_csr_rw	0.950s	14.900us	20	20	100.00
		edn_csr_aliasing	1.510s	37.653us	5	5	100.00
V1		TOTAL			105	105	100.00
V2	firmware	edn_genbits	1.660s	179.559us	50	50	100.00
V2	csrng_commands	edn_genbits	1.660s	179.559us	50	50	100.00
V2	genbits	edn_genbits	1.660s	179.559us	50	50	100.00
V2	interrupts	edn_intr	1.150s	19.373us	50	50	100.00
V2	alerts	edn_alert	1.100s	20.004us	50	50	100.00
V2	errs	edn_err	1.410s	20.030us	100	100	100.00
V2	disable	edn_disable	0.930s	16.622us	49	50	98.00
		edn_disable_auto_req_mode	1.130s	131.816us	50	50	100.00
V2	stress_all	edn_stress_all	4.870s	1.535ms	50	50	100.00
V2	intr_test	edn_intr_test	0.930s	18.035us	50	50	100.00
V2	alert_test	edn_alert_test	1.190s	33.553us	50	50	100.00
V2	tl_d_oob_addr_access	edn_tl_errors	4.250s	1.222ms	20	20	100.00
V2	tl_d_illegal_access	edn_tl_errors	4.250s	1.222ms	20	20	100.00
V2	tl_d_outstanding_access	edn_csr_hw_reset	0.980s	20.061us	5	5	100.00
		edn_csr_rw	0.950s	14.900us	20	20	100.00
		edn_csr_aliasing	1.510s	37.653us	5	5	100.00
		edn_same_csr_outstanding	1.430s	31.416us	20	20	100.00
V2	tl_d_partial_access	edn_csr_hw_reset	0.980s	20.061us	5	5	100.00
		edn_csr_rw	0.950s	14.900us	20	20	100.00
		edn_csr_aliasing	1.510s	37.653us	5	5	100.00
		edn_same_csr_outstanding	1.430s	31.416us	20	20	100.00
V2		TOTAL			539	540	99.81
V2S	tl_intg_err	edn_sec_cm	6.780s	2.363ms	5	5	100.00
		edn_tl_intg_err	2.950s	130.157us	20	20	100.00
V2S	sec_cm_config_regwen	edn_regwen	0.920s	12.593us	10	10	100.00
V2S	sec_cm_config_mubi	edn_alert	1.100s	20.004us	50	50	100.00
V2S	sec_cm_main_sm_fsm_sparse	edn_sec_cm	6.780s	2.363ms	5	5	100.00
V2S	sec_cm_ack_sm_fsm_sparse	edn_sec_cm	6.780s	2.363ms	5	5	100.00
V2S	sec_cm_ctr_redun	edn_sec_cm	6.780s	2.363ms	5	5	100.00
V2S	sec_cm_main_sm_ctr_local_esc	edn_alert	1.100s	20.004us	50	50	100.00
		edn_sec_cm	6.780s	2.363ms	5	5	100.00
V2S	sec_cm_cs_rdata_bus_consistency	edn_alert	1.100s	20.004us	50	50	100.00
V2S	sec_cm_tile_link_bus_integrity	edn_tl_intg_err	2.950s	130.157us	20	20	100.00
V2S		TOTAL			35	35	100.00
V3	stress_all_with_rand_reset	edn_stress_all_with_rand_reset	50.795m	522.592ms	50	50	100.00
V3		TOTAL			50	50	100.00
		TOTAL			729	730	99.86

Testplan Progress

Items	Total	Written	Passing	Progress
V1	6	6	6	100.00
V2	11	11	10	90.91
V2S	3	3	3	100.00
V3	1	1	1	100.00

Coverage Results

Coverage Dashboard

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	GROUP
96.85	99.02	92.46	96.84	94.74	98.62	99.77	96.52

Failure Buckets

• UVM_FATAL (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of * ps hit, indicating a probable testbench issue has 1 failures:
  • Test edn_disable has 1 failures.

    • 47.edn_disable.3342459718
      Line 210, in log /container/opentitan-public/scratch/os_regression/edn-sim-vcs/47.edn_disable/latest/run.log

        UVM_FATAL @ 100000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 100000000 ps hit, indicating a probable testbench issue
        UVM_INFO @ 100000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
        --- UVM Report catcher Summary ---
      

Past Results

• Latest
• lint
• 2023.10.02_00.59.31
• 2023.09.28_02.10.40
• 2023.09.25_01.51.45
• 2023.09.18_00.01.24
• 2023.09.14_02.28.32
• 2023.09.11_03.59.57