Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : flash_phy_scramble
SCORELINECONDTOGGLEFSMBRANCHASSERT
96.55 100.00 89.66 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_eflash.u_scramble 96.55 100.00 89.66 100.00



Module Instance : tb.dut.u_eflash.u_scramble

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
96.55 100.00 89.66 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
97.55 100.00 93.80 100.00 100.00 93.94


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
94.56 97.67 86.00 100.00 u_eflash


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_gf_mult.u_mult 100.00 100.00 100.00 100.00 100.00
gen_prince.u_cipher 100.00 100.00
u_prim_arbiter_tree_calc 97.06 100.00 94.51 100.00 93.75
u_prim_arbiter_tree_op 96.80 100.00 93.46 100.00 93.75


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : flash_phy_scramble
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN4311100.00
CONT_ASSIGN4311100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4611100.00
CONT_ASSIGN4611100.00
CONT_ASSIGN4711100.00
CONT_ASSIGN4711100.00
CONT_ASSIGN5111100.00
CONT_ASSIGN5111100.00
CONT_ASSIGN5211100.00
CONT_ASSIGN5211100.00
CONT_ASSIGN5611100.00
CONT_ASSIGN5611100.00
CONT_ASSIGN5711100.00
CONT_ASSIGN5711100.00
CONT_ASSIGN5811100.00
CONT_ASSIGN5811100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10211100.00
ALWAYS11844100.00
CONT_ASSIGN12511100.00
CONT_ASSIGN12811100.00
CONT_ASSIGN16611100.00
ALWAYS17344100.00
ALWAYS18933100.00
CONT_ASSIGN19611100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN23211100.00
CONT_ASSIGN23511100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv' or '../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
43 2 2
44 2 2
46 2 2
47 2 2
51 2 2
52 2 2
56 2 2
57 2 2
58 2 2
100 1 1
102 1 1
118 1 1
119 1 1
120 1 1
121 1 1
MISSING_ELSE
125 1 1
128 1 1
166 1 1
173 1 1
174 1 1
175 1 1
176 1 1
MISSING_ELSE
189 1 1
190 1 1
192 1 1
196 1 1
197 1 1
232 1 1
235 1 1


Cond Coverage for Module : flash_phy_scramble
TotalCoveredPercent
Conditions292689.66
Logical292689.66
Non-Logical00
Event00

 LINE       120
 EXPRESSION (((!calc_req)) || (calc_req && calc_ack))
             ------1------    -----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01UnreachableT1,T2,T3
10CoveredT1,T2,T3

 LINE       120
 SUB-EXPRESSION (calc_req && calc_ack)
                 ----1---    ----2---
-1--2-StatusTests
01Unreachable
10CoveredT1,T2,T3
11UnreachableT1,T2,T3

 LINE       125
 EXPRESSION (addr_key_sel ? rand_addr_key_i : addr_key_i)
             ------1-----
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT20,T11,T21

 LINE       166
 EXPRESSION (op_type == DeScrambleOp)
            ------------1------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       175
 EXPRESSION (((!op_req)) || (op_req && op_ack))
             -----1-----    ---------2--------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT1,T2,T3

 LINE       175
 SUB-EXPRESSION (op_req && op_ack)
                 ---1--    ---2--
-1--2-StatusTests
01CoveredT134
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       196
 EXPRESSION (op_ack ? '0 : (op_req & ((!cipher_valid_out))))
             ---1--
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       196
 SUB-EXPRESSION (op_req & ((!cipher_valid_out)))
                 ---1--   ----------2----------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       197
 EXPRESSION (cipher_valid_in_q & cipher_valid_out)
             --------1--------   --------2-------
-1--2-StatusTests
01Not Covered
10Not Covered
11CoveredT1,T2,T3

 LINE       209
 EXPRESSION (dec ? scrambled_data_in : plain_data_in)
             -1-
-1-StatusTests
0CoveredT16,T83,T20
1CoveredT1,T2,T3

 LINE       209
 EXPRESSION (data_key_sel ? rand_data_key_i : data_key_i)
             ------1-----
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT20,T11,T21

 LINE       232
 EXPRESSION (dec ? data : scrambled_data_in)
             -1-
-1-StatusTests
0CoveredT16,T83,T20
1CoveredT1,T2,T3

 LINE       235
 EXPRESSION (dec ? plain_data_in : data)
             -1-
-1-StatusTests
0CoveredT16,T83,T20
1CoveredT1,T2,T3

Branch Coverage for Module : flash_phy_scramble
Line No.TotalCoveredPercent
Branches 20 20 100.00
TERNARY 125 2 2 100.00
TERNARY 196 2 2 100.00
TERNARY 232 2 2 100.00
TERNARY 235 2 2 100.00
TERNARY 209 2 2 100.00
TERNARY 209 2 2 100.00
IF 118 3 3 100.00
IF 173 3 3 100.00
IF 189 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv' or '../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 125 (addr_key_sel) ?

Branches:
-1-StatusTests
1 Covered T20,T11,T21
0 Covered T1,T2,T3


LineNo. Expression -1-: 196 (op_ack) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 232 (dec) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T16,T83,T20


LineNo. Expression -1-: 235 (dec) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T16,T83,T20


LineNo. Expression -1-: 209 (dec) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T16,T83,T20


LineNo. Expression -1-: 209 (data_key_sel) ?

Branches:
-1-StatusTests
1 Covered T20,T11,T21
0 Covered T1,T2,T3


LineNo. Expression -1-: 118 if ((!rst_ni)) -2-: 120 if (((!calc_req) || (calc_req && calc_ack)))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 173 if ((!rst_ni)) -2-: 175 if (((!op_req) || (op_req && op_ack)))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 189 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%