Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.u_tl_adapter_eflash.u_err.dataWidthOnly32_A	0	0	875	875	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.DataKnown_A	0	0	348705990	30794120	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	348705990	30794120	0	0
tb.dut.u_tl_adapter_eflash.u_rsp_gen.DataWidthCheck_A	0	0	875	875	0	0
tb.dut.u_tl_adapter_eflash.u_rsp_gen.PayLoadWidthCheck	0	0	875	875	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.DataKnown_A	0	0	348705990	4053169	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	348705990	4053169	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.DataKnown_A	0	0	348705990	30158664	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	348705990	30158664	0	0
tb.dut.u_tl_gate.u_err_en_sync.NumCopiesMustBeGreaterZero_A	0	0	875	875	0	0
tb.dut.u_tl_gate.u_err_en_sync.OutputsKnown_A	0	0	341989904	341382424	0	0
tb.dut.u_tl_gate.u_err_en_sync.gen_no_flops.OutputDelay_A	0	0	341989904	341382424	0	0
tb.dut.u_tl_gate.u_state_regs.AssertConnected_A	0	0	875	875	0	0
tb.dut.u_tl_gate.u_state_regs_A	0	0	348705990	348098510	0	0
tb.dut.u_tl_gate.u_tlul_err_resp.u_intg_gen.DataWidthCheck_A	0	0	875	875	0	0
tb.dut.u_tl_gate.u_tlul_err_resp.u_intg_gen.PayLoadWidthCheck	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.AddrOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.DataIntgOptions_A	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.ReqOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.SramDwHasByteGranularity_A	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.SramDwIsMultipleOfTlulWidth_A	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.TlOutKnownIfFifoKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.TlOutValidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.WdataOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.WeOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.WmaskOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.adapterNoReadOrWrite	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.u_err.dataWidthOnly32_A	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.DataKnown_A	0	0	348705990	2374566	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	348705990	2374566	0	0
tb.dut.u_to_prog_fifo.u_rsp_gen.DataWidthCheck_A	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.u_rsp_gen.PayLoadWidthCheck	0	0	875	875	0	0
tb.dut.u_to_prog_fifo.u_rspfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_rspfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_rspfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_sramreqfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_sramreqfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_prog_fifo.u_sramreqfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.AddrOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.DataIntgOptions_A	0	0	875	875	0	0
tb.dut.u_to_rd_fifo.ReqOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.SramDwHasByteGranularity_A	0	0	875	875	0	0
tb.dut.u_to_rd_fifo.SramDwIsMultipleOfTlulWidth_A	0	0	875	875	0	0
tb.dut.u_to_rd_fifo.TlOutKnownIfFifoKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.TlOutValidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.WdataOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.WeOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.WmaskOutKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.adapterNoReadOrWrite	0	0	875	875	0	0
tb.dut.u_to_rd_fifo.rvalidHighReqFifoEmpty	0	0	348705990	3266247	0	0
tb.dut.u_to_rd_fifo.rvalidHighWhenRspFifoFull	0	0	348705990	3266247	0	0
tb.dut.u_to_rd_fifo.u_err.dataWidthOnly32_A	0	0	875	875	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.DataKnown_A	0	0	348705990	4043797	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	348705990	4043797	0	0
tb.dut.u_to_rd_fifo.u_rsp_gen.DataWidthCheck_A	0	0	875	875	0	0
tb.dut.u_to_rd_fifo.u_rsp_gen.PayLoadWidthCheck	0	0	875	875	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.DataKnown_A	0	0	348705990	4043797	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	348705990	4043797	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.DataKnown_A	0	0	348705990	3266247	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.DepthKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.RvalidKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.WreadyKnown_A	0	0	348705990	348098510	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	348705990	3266247	0	0

Assertions Incomplete:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_eflash.gen_flash_cores[0].u_core.u_rd.u_valid_random.RoundRobin_A	0	0	348705990	4499	0	870
tb.dut.u_eflash.gen_flash_cores[1].u_core.u_rd.u_valid_random.RoundRobin_A	0	0	348705990	4301	0	870
tb.dut.u_eflash.u_lc_nvm_debug_en_sync.gen_flops.OutputDelay_A	0	0	341989904	341358526	0	2220
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_calc.gen_input_bufs[0].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	348705990	32	0	870
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_calc.gen_input_bufs[1].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	348705990	0	0	870
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_op.gen_input_bufs[0].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	348705990	0	0	870
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_op.gen_input_bufs[1].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	348705990	0	0	870
tb.dut.u_flash_hw_if.DisableChk_A	0	0	332795715	6181896	0	25
tb.dut.u_flash_hw_if.u_sync_rma_req.gen_flops.OutputDelay_A	0	0	341989985	341358592	0	2220
tb.dut.u_lc_escalation_en_sync.gen_flops.OutputDelay_A	0	0	341976179	341344888	0	2118
tb.dut.u_lc_seed_hw_rd_en_sync.gen_flops.OutputDelay_A	0	0	341989985	341358592	0	2220
tb.dut.u_region_cfg.u_lc_creator_seed_sw_rw_en_sync.gen_flops.OutputDelay_A	0	0	341989985	341358592	0	2220
tb.dut.u_region_cfg.u_lc_iso_part_sw_rd_en_sync.gen_flops.OutputDelay_A	0	0	341989985	341358592	0	2220
tb.dut.u_region_cfg.u_lc_iso_part_sw_wr_en_sync.gen_flops.OutputDelay_A	0	0	341989985	341358592	0	2220
tb.dut.u_region_cfg.u_lc_owner_seed_sw_rw_en_sync.gen_flops.OutputDelay_A	0	0	341989985	341358592	0	2220

---

Detail Report for Cover Sequences

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	351748315	71810	71810	0
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	351748315	1	1	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	351748315	14	14	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	351748315	1	1	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	351748315	9	9	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	351748315	1	1	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	351748315	5	5	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	351748315	10339	10339	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	351748315	53095	53095	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	351748315	19490870	19490870	1065

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	351748315	71810	71810	0
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	351748315	1	1	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	351748315	14	14	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	351748315	1	1	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	351748315	9	9	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	351748315	1	1	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	351748315	5	5	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	351748315	10339	10339	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	351748315	53095	53095	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	351748315	19490870	19490870	1065