Unified Coverage Report :: Module :: hmac

Module : hmac

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.18	100.00	85.92	100.00		100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut	99.06	100.00	95.31	100.00		100.00	100.00

---

Module Instance : tb.dut

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.06	100.00	95.31	100.00		100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.56	99.53	98.58	100.00	100.00	99.76	99.49

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							tb

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_alert_tx[0].u_prim_alert_sender	100.00			100.00
hmac_csr_assert	100.00						100.00
intr_hw_fifo_empty	100.00	100.00	100.00			100.00	100.00
intr_hw_hmac_done	100.00	100.00	100.00			100.00	100.00
intr_hw_hmac_err	100.00	100.00	100.00			100.00	100.00
tlul_assert_device	100.00	100.00				100.00	100.00
u_hmac	100.00	100.00	100.00		100.00	100.00
u_msg_fifo	100.00	100.00	100.00			100.00	100.00
u_packer	100.00	100.00	100.00			100.00	100.00
u_reg	99.48	99.44	97.94	100.00		100.00	100.00
u_sha2	100.00	100.00	100.00		100.00	100.00
u_tlul_adapter	97.46	98.54	100.00			98.44	92.86

Line Coverage for Module : hmac

	Line No.	Total	Covered	Percent
TOTAL		115	115	100.00
CONT_ASSIGN	113	1	1	100.00
CONT_ASSIGN	114	1	1	100.00
CONT_ASSIGN	115	1	1	100.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
ALWAYS	122	8	8	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	144	1	1	100.00
CONT_ASSIGN	147	1	1	100.00
CONT_ASSIGN	148	1	1	100.00
CONT_ASSIGN	149	1	1	100.00
CONT_ASSIGN	150	1	1	100.00
CONT_ASSIGN	151	1	1	100.00
CONT_ASSIGN	152	1	1	100.00
CONT_ASSIGN	153	1	1	100.00
CONT_ASSIGN	154	1	1	100.00
CONT_ASSIGN	156	1	1	100.00
CONT_ASSIGN	157	1	1	100.00
CONT_ASSIGN	160	1	1	100.00
CONT_ASSIGN	161	1	1	100.00
CONT_ASSIGN	166	1	1	100.00
ALWAYS	169	6	6	100.00
ALWAYS	179	4	4	100.00
ALWAYS	194	6	6	100.00
ALWAYS	207	4	4	100.00
CONT_ASSIGN	213	1	1	100.00
CONT_ASSIGN	216	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	263	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	270	1	1	100.00
CONT_ASSIGN	271	1	1	100.00
CONT_ASSIGN	272	1	1	100.00
CONT_ASSIGN	273	1	1	100.00
CONT_ASSIGN	327	1	1	100.00
ALWAYS	332	3	3	100.00
ALWAYS	340	6	6	100.00
CONT_ASSIGN	350	1	1	100.00
CONT_ASSIGN	352	1	1	100.00
CONT_ASSIGN	360	1	1	100.00
CONT_ASSIGN	361	1	1	100.00
CONT_ASSIGN	468	1	1	100.00
CONT_ASSIGN	496	1	1	100.00
CONT_ASSIGN	497	1	1	100.00
CONT_ASSIGN	498	1	1	100.00
ALWAYS	501	6	6	100.00
CONT_ASSIGN	517	1	1	100.00
ALWAYS	522	6	6	100.00
CONT_ASSIGN	550	1	1	100.00
CONT_ASSIGN	566	1	1	100.00
CONT_ASSIGN	570	1	1	100.00
ALWAYS	572	3	3	100.00
CONT_ASSIGN	578	1	1	100.00
ALWAYS	600	6	6	100.00
ALWAYS	607	6	6	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv' or '../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
113	1	1
114	1	1
115	1	1
118	1	1
119	1	1
122	1	1
123	1	1
124	1	1
125	1	1
126	1	1
128	1	1
129	1	1
130	1	1
			MISSING_ELSE
			MISSING_ELSE
139	8	8
144	1	1
147	1	1
148	1	1
149	1	1
150	1	1
151	1	1
152	1	1
153	1	1
154	1	1
156	1	1
157	1	1
160	1	1
161	1	1
166	1	1
169	1	1
170	1	1
171	1	1
172	1	1
173	1	1
174	1	1
			MISSING_ELSE
179	1	1
180	1	1
187	1	1
188	1	1
			MISSING_ELSE
194	1	1
195	1	1
196	1	1
197	1	1
198	1	1
199	1	1
			MISSING_ELSE
207	1	1
208	1	1
209	1	1
210	1	1
			MISSING_ELSE
213	1	1
216	1	1
260	1	1
263	1	1
267	1	1
268	1	1
270	1	1
271	1	1
272	1	1
273	1	1
327	1	1
332	1	1
333	1	1
334	1	1
340	1	1
341	1	1
342	1	1
343	1	1
344	1	1
345	1	1
			MISSING_ELSE
350	1	1
352	1	1
360	1	1
361	1	1
468	1	1
496	1	1
497	1	1
498	1	1
501	1	1
502	1	1
503	1	1
504	1	1
505	1	1
			MISSING_ELSE
509	1	1
517	1	1
522	1	1
523	1	1
525	1	1
529	1	1
533	1	1
537	1	1
550	1	1
566	1	1
570	1	1
572	1	1
573	1	1
575	1	1
578	1	1
600	2	2
601	2	2
602	2	2
			MISSING_ELSE
607	2	2
608	2	2
609	2	2
			MISSING_ELSE

---

Cond Coverage for Module : hmac

	Total	Covered	Percent
Conditions	71	61	85.92
Logical	71	61	85.92
Non-Logical	0	0
Event	0	0

 LINE       156
 EXPRESSION (reg2hw.cmd.hash_start.qe & reg2hw.cmd.hash_start.q)
             ------------1-----------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       157
 EXPRESSION (reg2hw.cmd.hash_process.qe & reg2hw.cmd.hash_process.q)
             -------------1------------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       166
 EXPRESSION (reg_hash_start & sha_en & ((~cfg_block)))
             -------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T4,T5
1	1	0	Covered	T2,T4,T5
1	1	1	Covered	T1,T2,T3

 LINE       187
 EXPRESSION (((!cfg_block)) && reg2hw.cfg.hmac_en.qe)
             -------1------    ----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T2,T9,T4
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       213
 EXPRESSION (fifo_empty & ((~fifo_empty_q)))
             -----1----   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       260
 EXPRESSION (msg_fifo_req & ((~msg_fifo_we)))
             ------1-----   --------2-------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Not Covered

 LINE       263
 EXPRESSION (msg_fifo_req & ((~hmac_fifo_wsel)) & packer_ready)
             ------1-----   ---------2---------   ------3-----

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Unreachable	T6,T7,T4
1	1	1	Covered	T1,T2,T3

 LINE       272
 EXPRESSION ((hmac_fifo_wsel && fifo_wready) ? hmac_fifo_wvalid : reg_fifo_wvalid)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       272
 SUB-EXPRESSION (hmac_fifo_wsel && fifo_wready)
                 -------1------    -----2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       273
 EXPRESSION (hmac_fifo_wsel ? ('{data:digest[hmac_fifo_wdata_sel], mask:'1}) : reg_fifo_wentry)
             -------1------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       280
 EXPRESSION (fifo_wvalid & sha_en)
             -----1-----   ---2--

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       327
 EXPRESSION (msg_fifo_req & msg_fifo_we & ((~hmac_fifo_wsel)) & msg_allowed)
             ------1-----   -----2-----   ---------3---------   -----4-----

-1-	-2-	-3-	-4-	Status	Tests
0	1	1	1	Covered	T1,T2,T3
1	0	1	1	Not Covered
1	1	0	1	Not Covered
1	1	1	0	Covered	T2,T4,T5
1	1	1	1	Covered	T1,T2,T3

 LINE       344
 EXPRESSION (msg_write && sha_en && packer_ready)
             ----1----    ---2--    ------3-----

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Unreachable	T6,T7,T4
1	1	1	Covered	T1,T2,T3

 LINE       367
 EXPRESSION (msg_write & sha_en)
             ----1----   ---2--

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       367
 EXPRESSION (fifo_wready & ((~hmac_fifo_wsel)))
             -----1-----   ---------2---------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       468
 SUB-EXPRESSION (reg2hw.alert_test.q & reg2hw.alert_test.qe)
                 ---------1---------   ----------2---------

-1-	-2-	Status	Tests
0	1	Covered	T11,T42,T43
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T42,T43

 LINE       496
 EXPRESSION (reg_hash_start & ((~sha_en)))
             -------1------   -----2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T4,T5

 LINE       497
 EXPRESSION (reg_hash_start & cfg_block)
             -------1------   ----2----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T4,T5

 LINE       498
 EXPRESSION (msg_fifo_req & ((~msg_allowed)))
             ------1-----   --------2-------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T4,T5

 LINE       517
 EXPRESSION (((~reg2hw.intr_state.hmac_err.q)) & (hash_start_sha_disabled | update_seckey_inprocess | hash_start_active | msg_push_not_allowed))
             ----------------1----------------   -----------------------------------------------2----------------------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T4,T5
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T9,T4

 LINE       517
 SUB-EXPRESSION (hash_start_sha_disabled | update_seckey_inprocess | hash_start_active | msg_push_not_allowed)
                 -----------1-----------   -----------2-----------   --------3--------   ----------4---------

-1-	-2-	-3-	-4-	Status	Tests
0	0	0	0	Covered	T1,T2,T3
0	0	0	1	Covered	T2,T4,T5
0	0	1	0	Covered	T2,T4,T5
0	1	0	0	Covered	T2,T9,T4
1	0	0	0	Covered	T2,T4,T5

 LINE       566
 EXPRESSION (((!reg_fifo_wvalid)) && ((!fifo_rvalid)) && hmac_core_idle && sha_core_idle)
             ----------1---------    --------2-------    -------3------    ------4------

-1-	-2-	-3-	-4-	Status	Tests
0	1	1	1	Not Covered
1	0	1	1	Not Covered
1	1	0	1	Covered	T1,T2,T3
1	1	1	0	Covered	T1,T2,T3
1	1	1	1	Covered	T1,T2,T3

---

Toggle Coverage for Module : hmac

	Total	Covered	Percent
Totals	30	30	100.00
Total Bits	346	346	100.00
Total Bits 0->1	173	173	100.00
Total Bits 1->0	173	173	100.00

Ports	30	30	100.00
Port Bits	346	346	100.00
Port Bits 0->1	173	173	100.00
Port Bits 1->0	173	173	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
rst_ni	Yes	Yes	T13,T15,T18	Yes	T12,T13,T14	INPUT
tl_i.d_ready	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T13,T15,T17	Yes	T13,T15,T17	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_address[31:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_source[7:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_size[1:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_valid	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_o.a_ready	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_error	Yes	Yes	T13,T15,T18	Yes	T13,T15,T18	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_user.rsp_intg[5:0]	Yes	Yes	*T12,T13,*T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_user.rsp_intg[6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_sink	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_source[7:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T12,*T13,*T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T15,T19,T44	Yes	T15,T19,T44	INPUT
alert_rx_i[0].ping_n	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[0].ping_p	Unreachable	Unreachable		Unreachable		INPUT
alert_tx_o[0].alert_n	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T15,T19,T44	Yes	T15,T19,T44	OUTPUT
intr_hmac_done_o	Yes	Yes	T14,T20,T21	Yes	T14,T20,T21	OUTPUT
intr_fifo_empty_o	Yes	Yes	T14,T20,T21	Yes	T14,T20,T21	OUTPUT
intr_hmac_err_o	Yes	Yes	T13,T18,T20	Yes	T13,T18,T20	OUTPUT
idle_o[3:0]	Yes	Yes	T12,T13,T14	Yes	T13,T15,T18	OUTPUT

*Tests covering at least one bit in the range

---

Branch Coverage for Module : hmac

	Line No.	Total	Covered	Percent
Branches		43	43	100.00
TERNARY	272	2	2	100.00
TERNARY	273	2	2	100.00
IF	122	4	4	100.00
IF	169	4	4	100.00
IF	179	3	3	100.00
IF	194	4	4	100.00
IF	207	3	3	100.00
IF	340	4	4	100.00
IF	502	2	2	100.00
CASE	523	5	5	100.00
IF	572	2	2	100.00
IF	600	4	4	100.00
IF	607	4	4	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv' or '../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	272	((hmac_fifo_wsel && fifo_wready)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	273	(hmac_fifo_wsel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	122	if ((!rst_ni))
-2-:	124	if (wipe_secret)
-3-:	126	if ((!cfg_block))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T2,T4,T5
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	169	if ((!rst_ni))
-2-:	171	if (hash_start)
-3-:	173	if (reg_hash_done)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	179	if ((!rst_ni))
-2-:	187	if (((!cfg_block) && reg2hw.cfg.hmac_en.qe))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	194	if ((!rst_ni))
-2-:	196	if (hash_start)
-3-:	198	if (packer_flush_done)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	207	if ((!rst_ni))
-2-:	209	if ((!hmac_fifo_wsel))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	340	if ((!rst_ni))
-2-:	342	if (hash_start)
-3-:	344	if (((msg_write && sha_en) && packer_ready))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	502	if (cfg_block)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	523	case (1'b1)

Branches:

-1-	Status	Tests
hash_start_sha_disabled	Covered	T2,T4,T5
update_seckey_inprocess	Covered	T2,T9,T4
hash_start_active	Covered	T2,T4,T5
msg_push_not_allowed	Covered	T2,T4,T5
default	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	572	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	600	if ((!rst_ni))
-2-:	601	if (reg_hash_process)
-3-:	602	if (reg_hash_done)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	607	if ((!rst_ni))
-2-:	608	if (hash_start)
-3-:	609	if (reg_hash_process)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

---

Assert Coverage for Module : hmac

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	14	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	14	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AlertKnownO_A	1388676958	1388584708	0	0
FpvSecCmRegWeOnehotCheck_A	1388676958	110	0	0
IntrFifoEmptyOKnown	1388676958	1388584708	0	0
IntrHmacDoneOKnown	1388676958	1388584708	0	0
MsgFifoEmptyWhenNoOpAssert	1388676958	272263667	0	0
TlOAReadyKnown	1388676958	1388584708	0	0
TlODValidKnown	1388676958	1388584708	0	0
ValidHashProcessAssert	1388676958	142109	0	0
ValidHmacEnConditionAssert	1388676958	38677	0	0
ValidWriteAssert	1388676958	69297710	0	0
gen_assert_wmask_bytealign[0].unnamed$$_0	1388676958	69297710	0	0
gen_assert_wmask_bytealign[1].unnamed$$_0	1388676958	69297710	0	0
gen_assert_wmask_bytealign[2].unnamed$$_0	1388676958	69297710	0	0
gen_assert_wmask_bytealign[3].unnamed$$_0	1388676958	69297710	0	0

AlertKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

FpvSecCmRegWeOnehotCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	110	0	0
T45	7679	30	0	0
T46	0	20	0	0
T47	0	30	0	0
T48	0	10	0	0
T49	0	20	0	0
T50	533382	0	0	0
T51	2753	0	0	0
T52	664821	0	0	0
T53	1339	0	0	0
T54	868555	0	0	0
T55	773628	0	0	0
T56	158160	0	0	0
T57	25920	0	0	0
T58	37779	0	0	0

IntrFifoEmptyOKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

IntrHmacDoneOKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

MsgFifoEmptyWhenNoOpAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	272263667	0	0
T1	631026	13856	0	0
T2	231593	602368	0	0
T3	145133	3234	0	0
T4	435641	103605	0	0
T6	169187	2959	0	0
T7	241603	3728	0	0
T8	137762	2728	0	0
T9	253471	23217	0	0
T10	162789	2416	0	0
T11	951	852	0	0

TlOAReadyKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

TlODValidKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

ValidHashProcessAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	142109	0	0
T1	631026	40	0	0
T2	231593	196	0	0
T3	145133	11	0	0
T4	435641	664	0	0
T5	0	1138	0	0
T6	169187	28	0	0
T7	241603	50	0	0
T8	137762	38	0	0
T9	253471	194	0	0
T10	162789	28	0	0
T11	951	0	0	0

ValidHmacEnConditionAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	38677	0	0
T1	631026	20	0	0
T2	231593	52	0	0
T3	145133	4	0	0
T4	435641	143	0	0
T5	0	288	0	0
T6	169187	1	0	0
T7	241603	1	0	0
T8	137762	1	0	0
T9	253471	0	0	0
T10	162789	1	0	0
T11	951	0	0	0
T37	0	7	0	0

ValidWriteAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[0].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[1].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[2].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[3].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

Line Coverage for Instance : tb.dut

	Line No.	Total	Covered	Percent
TOTAL		115	115	100.00
CONT_ASSIGN	113	1	1	100.00
CONT_ASSIGN	114	1	1	100.00
CONT_ASSIGN	115	1	1	100.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
ALWAYS	122	8	8	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	139	1	1	100.00
CONT_ASSIGN	144	1	1	100.00
CONT_ASSIGN	147	1	1	100.00
CONT_ASSIGN	148	1	1	100.00
CONT_ASSIGN	149	1	1	100.00
CONT_ASSIGN	150	1	1	100.00
CONT_ASSIGN	151	1	1	100.00
CONT_ASSIGN	152	1	1	100.00
CONT_ASSIGN	153	1	1	100.00
CONT_ASSIGN	154	1	1	100.00
CONT_ASSIGN	156	1	1	100.00
CONT_ASSIGN	157	1	1	100.00
CONT_ASSIGN	160	1	1	100.00
CONT_ASSIGN	161	1	1	100.00
CONT_ASSIGN	166	1	1	100.00
ALWAYS	169	6	6	100.00
ALWAYS	179	4	4	100.00
ALWAYS	194	6	6	100.00
ALWAYS	207	4	4	100.00
CONT_ASSIGN	213	1	1	100.00
CONT_ASSIGN	216	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	263	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	270	1	1	100.00
CONT_ASSIGN	271	1	1	100.00
CONT_ASSIGN	272	1	1	100.00
CONT_ASSIGN	273	1	1	100.00
CONT_ASSIGN	327	1	1	100.00
ALWAYS	332	3	3	100.00
ALWAYS	340	6	6	100.00
CONT_ASSIGN	350	1	1	100.00
CONT_ASSIGN	352	1	1	100.00
CONT_ASSIGN	360	1	1	100.00
CONT_ASSIGN	361	1	1	100.00
CONT_ASSIGN	468	1	1	100.00
CONT_ASSIGN	496	1	1	100.00
CONT_ASSIGN	497	1	1	100.00
CONT_ASSIGN	498	1	1	100.00
ALWAYS	501	6	6	100.00
CONT_ASSIGN	517	1	1	100.00
ALWAYS	522	6	6	100.00
CONT_ASSIGN	550	1	1	100.00
CONT_ASSIGN	566	1	1	100.00
CONT_ASSIGN	570	1	1	100.00
ALWAYS	572	3	3	100.00
CONT_ASSIGN	578	1	1	100.00
ALWAYS	600	6	6	100.00
ALWAYS	607	6	6	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv' or '../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
113	1	1
114	1	1
115	1	1
118	1	1
119	1	1
122	1	1
123	1	1
124	1	1
125	1	1
126	1	1
128	1	1
129	1	1
130	1	1
			MISSING_ELSE
			MISSING_ELSE
139	8	8
144	1	1
147	1	1
148	1	1
149	1	1
150	1	1
151	1	1
152	1	1
153	1	1
154	1	1
156	1	1
157	1	1
160	1	1
161	1	1
166	1	1
169	1	1
170	1	1
171	1	1
172	1	1
173	1	1
174	1	1
			MISSING_ELSE
179	1	1
180	1	1
187	1	1
188	1	1
			MISSING_ELSE
194	1	1
195	1	1
196	1	1
197	1	1
198	1	1
199	1	1
			MISSING_ELSE
207	1	1
208	1	1
209	1	1
210	1	1
			MISSING_ELSE
213	1	1
216	1	1
260	1	1
263	1	1
267	1	1
268	1	1
270	1	1
271	1	1
272	1	1
273	1	1
327	1	1
332	1	1
333	1	1
334	1	1
340	1	1
341	1	1
342	1	1
343	1	1
344	1	1
345	1	1
			MISSING_ELSE
350	1	1
352	1	1
360	1	1
361	1	1
468	1	1
496	1	1
497	1	1
498	1	1
501	1	1
502	1	1
503	1	1
504	1	1
505	1	1
			MISSING_ELSE
509	1	1
517	1	1
522	1	1
523	1	1
525	1	1
529	1	1
533	1	1
537	1	1
550	1	1
566	1	1
570	1	1
572	1	1
573	1	1
575	1	1
578	1	1
600	2	2
601	2	2
602	2	2
			MISSING_ELSE
607	2	2
608	2	2
609	2	2
			MISSING_ELSE

---

Cond Coverage for Instance : tb.dut

	Total	Covered	Percent
Conditions	64	61	95.31
Logical	64	61	95.31
Non-Logical	0	0
Event	0	0

 LINE       156
 EXPRESSION (reg2hw.cmd.hash_start.qe & reg2hw.cmd.hash_start.q)
             ------------1-----------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       157
 EXPRESSION (reg2hw.cmd.hash_process.qe & reg2hw.cmd.hash_process.q)
             -------------1------------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       166
 EXPRESSION (reg_hash_start & sha_en & ((~cfg_block)))
             -------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T4,T5
1	1	0	Covered	T2,T4,T5
1	1	1	Covered	T1,T2,T3

 LINE       187
 EXPRESSION (((!cfg_block)) && reg2hw.cfg.hmac_en.qe)
             -------1------    ----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T2,T9,T4
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       213
 EXPRESSION (fifo_empty & ((~fifo_empty_q)))
             -----1----   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       260
 EXPRESSION (msg_fifo_req & ((~msg_fifo_we)))
             ------1-----   --------2-------

-1-	-2-	Status	Tests	Exclude Annotation
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Excluded		VC_COV_UNR

 LINE       263
 EXPRESSION (msg_fifo_req & ((~hmac_fifo_wsel)) & packer_ready)
             ------1-----   ---------2---------   ------3-----

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Unreachable	T6,T7,T4
1	1	1	Covered	T1,T2,T3

 LINE       272
 EXPRESSION ((hmac_fifo_wsel && fifo_wready) ? hmac_fifo_wvalid : reg_fifo_wvalid)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       272
 SUB-EXPRESSION (hmac_fifo_wsel && fifo_wready)
                 -------1------    -----2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       273
 EXPRESSION (hmac_fifo_wsel ? ('{data:digest[hmac_fifo_wdata_sel], mask:'1}) : reg_fifo_wentry)
             -------1------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       280
 EXPRESSION (fifo_wvalid & sha_en)
             -----1-----   ---2--

-1-	-2-	Status	Tests	Exclude Annotation
0	1	Covered	T1,T2,T3
1	0	Excluded		VC_COV_UNR
1	1	Covered	T1,T2,T3

 LINE       327
 EXPRESSION (msg_fifo_req & msg_fifo_we & ((~hmac_fifo_wsel)) & msg_allowed)
             ------1-----   -----2-----   ---------3---------   -----4-----

-1-	-2-	-3-	-4-	Status	Tests	Exclude Annotation
0	1	1	1	Covered	T1,T2,T3
1	0	1	1	Excluded		VC_COV_UNR
1	1	0	1	Excluded		VC_COV_UNR
1	1	1	0	Covered	T2,T4,T5
1	1	1	1	Covered	T1,T2,T3

 LINE       344
 EXPRESSION (msg_write && sha_en && packer_ready)
             ----1----    ---2--    ------3-----

-1-	-2-	-3-	Status	Tests	Exclude Annotation
0	1	1	Covered	T1,T2,T3
1	0	1	Excluded		VC_COV_UNR
1	1	0	Unreachable	T6,T7,T4
1	1	1	Covered	T1,T2,T3

 LINE       367
 EXPRESSION (msg_write & sha_en)
             ----1----   ---2--

-1-	-2-	Status	Tests	Exclude Annotation
0	1	Covered	T1,T2,T3
1	0	Excluded		VC_COV_UNR
1	1	Covered	T1,T2,T3

 LINE       367
 EXPRESSION (fifo_wready & ((~hmac_fifo_wsel)))
             -----1-----   ---------2---------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       468
 SUB-EXPRESSION (reg2hw.alert_test.q & reg2hw.alert_test.qe)
                 ---------1---------   ----------2---------

-1-	-2-	Status	Tests
0	1	Covered	T11,T42,T43
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T42,T43

 LINE       496
 EXPRESSION (reg_hash_start & ((~sha_en)))
             -------1------   -----2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T4,T5

 LINE       497
 EXPRESSION (reg_hash_start & cfg_block)
             -------1------   ----2----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T4,T5

 LINE       498
 EXPRESSION (msg_fifo_req & ((~msg_allowed)))
             ------1-----   --------2-------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T4,T5

 LINE       517
 EXPRESSION (((~reg2hw.intr_state.hmac_err.q)) & (hash_start_sha_disabled | update_seckey_inprocess | hash_start_active | msg_push_not_allowed))
             ----------------1----------------   -----------------------------------------------2----------------------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T4,T5
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T9,T4

 LINE       517
 SUB-EXPRESSION (hash_start_sha_disabled | update_seckey_inprocess | hash_start_active | msg_push_not_allowed)
                 -----------1-----------   -----------2-----------   --------3--------   ----------4---------

-1-	-2-	-3-	-4-	Status	Tests
0	0	0	0	Covered	T1,T2,T3
0	0	0	1	Covered	T2,T4,T5
0	0	1	0	Covered	T2,T4,T5
0	1	0	0	Covered	T2,T9,T4
1	0	0	0	Covered	T2,T4,T5

 LINE       566
 EXPRESSION (((!reg_fifo_wvalid)) && ((!fifo_rvalid)) && hmac_core_idle && sha_core_idle)
             ----------1---------    --------2-------    -------3------    ------4------

-1-	-2-	-3-	-4-	Status	Tests	Exclude Annotation
0	1	1	1	Excluded		VC_COV_UNR
1	0	1	1	Not Covered
1	1	0	1	Covered	T1,T2,T3
1	1	1	0	Covered	T1,T2,T3
1	1	1	1	Covered	T1,T2,T3

---

Toggle Coverage for Instance : tb.dut

	Total	Covered	Percent
Totals	30	30	100.00
Total Bits	346	346	100.00
Total Bits 0->1	173	173	100.00
Total Bits 1->0	173	173	100.00

Ports	30	30	100.00
Port Bits	346	346	100.00
Port Bits 0->1	173	173	100.00
Port Bits 1->0	173	173	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
rst_ni	Yes	Yes	T13,T15,T18	Yes	T12,T13,T14	INPUT
tl_i.d_ready	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T13,T15,T17	Yes	T13,T15,T17	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_address[31:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_source[7:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_size[1:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_i.a_valid	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
tl_o.a_ready	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_error	Yes	Yes	T13,T15,T18	Yes	T13,T15,T18	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_user.rsp_intg[5:0]	Yes	Yes	*T12,T13,*T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_user.rsp_intg[6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_sink	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_source[7:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T12,*T13,*T14	Yes	T12,T13,T14	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T15,T19,T44	Yes	T15,T19,T44	INPUT
alert_rx_i[0].ping_n	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[0].ping_p	Unreachable	Unreachable		Unreachable		INPUT
alert_tx_o[0].alert_n	Yes	Yes	T12,T13,T14	Yes	T12,T13,T14	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T15,T19,T44	Yes	T15,T19,T44	OUTPUT
intr_hmac_done_o	Yes	Yes	T14,T20,T21	Yes	T14,T20,T21	OUTPUT
intr_fifo_empty_o	Yes	Yes	T14,T20,T21	Yes	T14,T20,T21	OUTPUT
intr_hmac_err_o	Yes	Yes	T13,T18,T20	Yes	T13,T18,T20	OUTPUT
idle_o[3:0]	Yes	Yes	T12,T13,T14	Yes	T13,T15,T18	OUTPUT

*Tests covering at least one bit in the range

---

Branch Coverage for Instance : tb.dut

	Line No.	Total	Covered	Percent
Branches		43	43	100.00
TERNARY	272	2	2	100.00
TERNARY	273	2	2	100.00
IF	122	4	4	100.00
IF	169	4	4	100.00
IF	179	3	3	100.00
IF	194	4	4	100.00
IF	207	3	3	100.00
IF	340	4	4	100.00
IF	502	2	2	100.00
CASE	523	5	5	100.00
IF	572	2	2	100.00
IF	600	4	4	100.00
IF	607	4	4	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv' or '../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	272	((hmac_fifo_wsel && fifo_wready)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	273	(hmac_fifo_wsel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	122	if ((!rst_ni))
-2-:	124	if (wipe_secret)
-3-:	126	if ((!cfg_block))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T2,T4,T5
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	169	if ((!rst_ni))
-2-:	171	if (hash_start)
-3-:	173	if (reg_hash_done)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	179	if ((!rst_ni))
-2-:	187	if (((!cfg_block) && reg2hw.cfg.hmac_en.qe))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	194	if ((!rst_ni))
-2-:	196	if (hash_start)
-3-:	198	if (packer_flush_done)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	207	if ((!rst_ni))
-2-:	209	if ((!hmac_fifo_wsel))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	340	if ((!rst_ni))
-2-:	342	if (hash_start)
-3-:	344	if (((msg_write && sha_en) && packer_ready))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	502	if (cfg_block)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	523	case (1'b1)

Branches:

-1-	Status	Tests
hash_start_sha_disabled	Covered	T2,T4,T5
update_seckey_inprocess	Covered	T2,T9,T4
hash_start_active	Covered	T2,T4,T5
msg_push_not_allowed	Covered	T2,T4,T5
default	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	572	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	600	if ((!rst_ni))
-2-:	601	if (reg_hash_process)
-3-:	602	if (reg_hash_done)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	607	if ((!rst_ni))
-2-:	608	if (hash_start)
-3-:	609	if (reg_hash_process)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	14	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	14	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AlertKnownO_A	1388676958	1388584708	0	0
FpvSecCmRegWeOnehotCheck_A	1388676958	110	0	0
IntrFifoEmptyOKnown	1388676958	1388584708	0	0
IntrHmacDoneOKnown	1388676958	1388584708	0	0
MsgFifoEmptyWhenNoOpAssert	1388676958	272263667	0	0
TlOAReadyKnown	1388676958	1388584708	0	0
TlODValidKnown	1388676958	1388584708	0	0
ValidHashProcessAssert	1388676958	142109	0	0
ValidHmacEnConditionAssert	1388676958	38677	0	0
ValidWriteAssert	1388676958	69297710	0	0
gen_assert_wmask_bytealign[0].unnamed$$_0	1388676958	69297710	0	0
gen_assert_wmask_bytealign[1].unnamed$$_0	1388676958	69297710	0	0
gen_assert_wmask_bytealign[2].unnamed$$_0	1388676958	69297710	0	0
gen_assert_wmask_bytealign[3].unnamed$$_0	1388676958	69297710	0	0

AlertKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

FpvSecCmRegWeOnehotCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	110	0	0
T45	7679	30	0	0
T46	0	20	0	0
T47	0	30	0	0
T48	0	10	0	0
T49	0	20	0	0
T50	533382	0	0	0
T51	2753	0	0	0
T52	664821	0	0	0
T53	1339	0	0	0
T54	868555	0	0	0
T55	773628	0	0	0
T56	158160	0	0	0
T57	25920	0	0	0
T58	37779	0	0	0

IntrFifoEmptyOKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

IntrHmacDoneOKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

MsgFifoEmptyWhenNoOpAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	272263667	0	0
T1	631026	13856	0	0
T2	231593	602368	0	0
T3	145133	3234	0	0
T4	435641	103605	0	0
T6	169187	2959	0	0
T7	241603	3728	0	0
T8	137762	2728	0	0
T9	253471	23217	0	0
T10	162789	2416	0	0
T11	951	852	0	0

TlOAReadyKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

TlODValidKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	1388584708	0	0
T1	631026	630975	0	0
T2	231593	231585	0	0
T3	145133	145069	0	0
T4	435641	435630	0	0
T6	169187	169113	0	0
T7	241603	241507	0	0
T8	137762	137680	0	0
T9	253471	253462	0	0
T10	162789	162699	0	0
T11	951	852	0	0

ValidHashProcessAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	142109	0	0
T1	631026	40	0	0
T2	231593	196	0	0
T3	145133	11	0	0
T4	435641	664	0	0
T5	0	1138	0	0
T6	169187	28	0	0
T7	241603	50	0	0
T8	137762	38	0	0
T9	253471	194	0	0
T10	162789	28	0	0
T11	951	0	0	0

ValidHmacEnConditionAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	38677	0	0
T1	631026	20	0	0
T2	231593	52	0	0
T3	145133	4	0	0
T4	435641	143	0	0
T5	0	288	0	0
T6	169187	1	0	0
T7	241603	1	0	0
T8	137762	1	0	0
T9	253471	0	0	0
T10	162789	1	0	0
T11	951	0	0	0
T37	0	7	0	0

ValidWriteAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[0].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[1].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[2].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0

gen_assert_wmask_bytealign[3].unnamed$$_0

Name	Attempts	Real Successes	Failures	Incomplete
Total	1388676958	69297710	0	0
T1	631026	23821	0	0
T2	231593	29196	0	0
T3	145133	7921	0	0
T4	435641	459670	0	0
T5	0	616472	0	0
T6	169187	31486	0	0
T7	241603	44325	0	0
T8	137762	24510	0	0
T9	253471	74211	0	0
T10	162789	30178	0	0
T11	951	0	0	0