Unified Coverage Report :: Module :: i2c_core

Module : i2c_core

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00			0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_i2c_0.1/rtl/i2c_core.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.i2c_core	0.00	0.00	0.00			0.00

---

Module Instance : tb.dut.i2c_core

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00			0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00	0.00		0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
33.33	0.00	0.00	100.00				dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
intr_hw_acq_overflow	0.00	0.00	0.00			0.00
intr_hw_acq_threshold	0.00	0.00	0.00			0.00
intr_hw_cmd_complete	0.00	0.00	0.00			0.00
intr_hw_fmt_threshold	0.00	0.00	0.00			0.00
intr_hw_host_timeout	0.00	0.00	0.00			0.00
intr_hw_nak	0.00	0.00	0.00			0.00
intr_hw_rx_overflow	0.00	0.00	0.00			0.00
intr_hw_rx_threshold	0.00	0.00	0.00			0.00
intr_hw_scl_interference	0.00	0.00	0.00			0.00
intr_hw_sda_interference	0.00	0.00	0.00			0.00
intr_hw_sda_unstable	0.00	0.00	0.00			0.00
intr_hw_stretch_timeout	0.00	0.00	0.00			0.00
intr_hw_tx_stretch	0.00	0.00	0.00			0.00
intr_hw_tx_threshold	0.00	0.00	0.00			0.00
intr_hw_unexp_stop	0.00	0.00	0.00			0.00
u_i2c_acqfifo	0.00	0.00	0.00			0.00
u_i2c_fmtfifo	0.00	0.00	0.00			0.00
u_i2c_fsm	0.00	0.00	0.00		0.00	0.00
u_i2c_rxfifo	0.00	0.00	0.00			0.00
u_i2c_sync_scl	0.00	0.00				0.00
u_i2c_sync_sda	0.00	0.00				0.00
u_i2c_txfifo	0.00	0.00	0.00			0.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : i2c_core

	Line No.	Total	Covered	Percent
TOTAL		89	0	0.00
CONT_ASSIGN	164	1	0	0.00
CONT_ASSIGN	165	1	0	0.00
CONT_ASSIGN	166	1	0	0.00
CONT_ASSIGN	167	1	0	0.00
CONT_ASSIGN	168	1	0	0.00
CONT_ASSIGN	169	1	0	0.00
CONT_ASSIGN	170	1	0	0.00
CONT_ASSIGN	171	1	0	0.00
CONT_ASSIGN	172	1	0	0.00
CONT_ASSIGN	173	1	0	0.00
CONT_ASSIGN	174	1	0	0.00
CONT_ASSIGN	176	1	0	0.00
CONT_ASSIGN	177	1	0	0.00
CONT_ASSIGN	178	1	0	0.00
CONT_ASSIGN	179	1	0	0.00
CONT_ASSIGN	180	1	0	0.00
CONT_ASSIGN	181	1	0	0.00
CONT_ASSIGN	182	1	0	0.00
CONT_ASSIGN	183	1	0	0.00
CONT_ASSIGN	185	1	0	0.00
CONT_ASSIGN	187	1	0	0.00
CONT_ASSIGN	188	1	0	0.00
CONT_ASSIGN	190	1	0	0.00
CONT_ASSIGN	191	1	0	0.00
CONT_ASSIGN	192	1	0	0.00
CONT_ASSIGN	196	1	0	0.00
CONT_ASSIGN	198	1	0	0.00
CONT_ASSIGN	199	1	0	0.00
CONT_ASSIGN	200	1	0	0.00
CONT_ASSIGN	201	1	0	0.00
ALWAYS	205	5	0	0.00
CONT_ASSIGN	214	1	0	0.00
CONT_ASSIGN	215	1	0	0.00
CONT_ASSIGN	216	1	0	0.00
CONT_ASSIGN	217	1	0	0.00
CONT_ASSIGN	218	1	0	0.00
CONT_ASSIGN	219	1	0	0.00
CONT_ASSIGN	220	1	0	0.00
CONT_ASSIGN	221	1	0	0.00
CONT_ASSIGN	222	1	0	0.00
CONT_ASSIGN	223	1	0	0.00
CONT_ASSIGN	224	1	0	0.00
CONT_ASSIGN	225	1	0	0.00
CONT_ASSIGN	226	1	0	0.00
CONT_ASSIGN	228	1	0	0.00
CONT_ASSIGN	229	1	0	0.00
CONT_ASSIGN	230	1	0	0.00
CONT_ASSIGN	231	1	0	0.00
CONT_ASSIGN	233	1	0	0.00
CONT_ASSIGN	234	1	0	0.00
CONT_ASSIGN	235	1	0	0.00
CONT_ASSIGN	236	1	0	0.00
CONT_ASSIGN	239	1	0	0.00
CONT_ASSIGN	241	1	0	0.00
CONT_ASSIGN	243	1	0	0.00
CONT_ASSIGN	245	1	0	0.00
CONT_ASSIGN	247	1	0	0.00
CONT_ASSIGN	252	1	0	0.00
CONT_ASSIGN	258	1	0	0.00
CONT_ASSIGN	259	1	0	0.00
CONT_ASSIGN	260	1	0	0.00
CONT_ASSIGN	261	1	0	0.00
CONT_ASSIGN	262	1	0	0.00
CONT_ASSIGN	263	1	0	0.00
CONT_ASSIGN	265	1	0	0.00
CONT_ASSIGN	266	1	0	0.00
CONT_ASSIGN	267	1	0	0.00
CONT_ASSIGN	268	1	0	0.00
CONT_ASSIGN	269	1	0	0.00
CONT_ASSIGN	270	1	0	0.00
CONT_ASSIGN	273	1	0	0.00
CONT_ASSIGN	274	1	0	0.00
CONT_ASSIGN	275	1	0	0.00
CONT_ASSIGN	276	1	0	0.00
CONT_ASSIGN	277	1	0	0.00
CONT_ASSIGN	278	1	0	0.00
CONT_ASSIGN	279	1	0	0.00
CONT_ASSIGN	280	1	0	0.00
CONT_ASSIGN	281	1	0	0.00
CONT_ASSIGN	302	1	0	0.00
CONT_ASSIGN	326	1	0	0.00
CONT_ASSIGN	328	1	0	0.00
CONT_ASSIGN	331	1	0	0.00
CONT_ASSIGN	332	1	0	0.00
CONT_ASSIGN	356	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_i2c_0.1/rtl/i2c_core.sv' or '../src/lowrisc_ip_i2c_0.1/rtl/i2c_core.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
164	0	1
165	0	1
166	0	1
167	0	1
168	0	1
169	0	1
170	0	1
171	0	1
172	0	1
173	0	1
174	0	1
176	0	1
177	0	1
178	0	1
179	0	1
180	0	1
181	0	1
182	0	1
183	0	1
185	0	1
187	0	1
188	0	1
190	0	1
191	0	1
192	0	1
196	0	1
198	0	1
199	0	1
200	0	1
201	0	1
205	0	1
206	0	1
207	0	1
209	0	1
210	0	1
214	0	1
215	0	1
216	0	1
217	0	1
218	0	1
219	0	1
220	0	1
221	0	1
222	0	1
223	0	1
224	0	1
225	0	1
226	0	1
228	0	1
229	0	1
230	0	1
231	0	1
233	0	1
234	0	1
235	0	1
236	0	1
239	0	1
241	0	1
243	0	1
245	0	1
247	0	1
252	0	1
258	0	1
259	0	1
260	0	1
261	0	1
262	0	1
263	0	1
265	0	1
266	0	1
267	0	1
268	0	1
269	0	1
270	0	1
273	0	1
274	0	1
275	0	1
276	0	1
277	0	1
278	0	1
279	0	1
280	0	1
281	0	1
302	0	1
326	0	1
328	0	1
331	0	1
332	0	1
356	0	1

---

Cond Coverage for Module : i2c_core

	Total	Covered	Percent
Conditions	67	0	0.00
Logical	67	0	0.00
Non-Logical	0	0
Event	0	0

 LINE       187
 EXPRESSION (override ? reg2hw.ovrd.sclval : scl_out_fsm)
             ----1---

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       188
 EXPRESSION (override ? reg2hw.ovrd.sdaval : sda_out_fsm)
             ----1---

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       196
 EXPRESSION (target_enable & line_loopback)
             ------1------   ------2------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       228
 EXPRESSION (reg2hw.fifo_ctrl.rxrst.q & reg2hw.fifo_ctrl.rxrst.qe)
             ------------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       229
 EXPRESSION (reg2hw.fifo_ctrl.fmtrst.q & reg2hw.fifo_ctrl.fmtrst.qe)
             ------------1------------   -------------2------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       233
 EXPRESSION (reg2hw.fifo_ctrl.txrst.q & reg2hw.fifo_ctrl.txrst.qe)
             ------------1-----------   ------------2------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       234
 EXPRESSION (reg2hw.fifo_ctrl.acqrst.q & reg2hw.fifo_ctrl.acqrst.qe)
             ------------1------------   -------------2------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       247
 EXPRESSION (rx_fifo_wvalid & ((~rx_fifo_wready)))
             -------1------   ---------2---------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       252
 EXPRESSION (reg2hw.fdata.fbyte.qe & reg2hw.fdata.start.qe & reg2hw.fdata.stop.qe & reg2hw.fdata.readb.qe & reg2hw.fdata.rcont.qe & reg2hw.fdata.nakok.qe)
             ----------1----------   ----------2----------   ----------3---------   ----------4----------   ----------5----------   ----------6----------

-1-	-2-	-3-	-4-	-5-	-6-	Status	Tests
0	1	1	1	1	1	Not Covered
1	0	1	1	1	1	Not Covered
1	1	0	1	1	1	Not Covered
1	1	1	0	1	1	Not Covered
1	1	1	1	0	1	Not Covered
1	1	1	1	1	0	Not Covered
1	1	1	1	1	1	Not Covered

 LINE       265
 EXPRESSION (fmt_fifo_rvalid ? fmt_fifo_rdata[7:0] : '0)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       266
 EXPRESSION (fmt_fifo_rvalid ? fmt_fifo_rdata[8] : '0)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       267
 EXPRESSION (fmt_fifo_rvalid ? fmt_fifo_rdata[9] : '0)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       268
 EXPRESSION (fmt_fifo_rvalid ? fmt_fifo_rdata[10] : '0)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       269
 EXPRESSION (fmt_fifo_rvalid ? fmt_fifo_rdata[11] : '0)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       270
 EXPRESSION (fmt_fifo_rvalid ? fmt_fifo_rdata[12] : '0)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       328
 EXPRESSION (target_enable & (acq_type == AcqData))
             ------1------   ----------2----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       328
 SUB-EXPRESSION (acq_type == AcqData)
                ----------1----------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       331
 EXPRESSION (target_loopback ? (acq_fifo_rvalid & valid_target_lb_wr) : reg2hw.txdata.qe)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       331
 SUB-EXPRESSION (acq_fifo_rvalid & valid_target_lb_wr)
                 -------1-------   ---------2--------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       332
 EXPRESSION (target_loopback ? acq_fifo_rdata[7:0] : reg2hw.txdata.q)
             -------1-------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       356
 EXPRESSION ((reg2hw.acqdata.abyte.re & reg2hw.acqdata.signal.re) | (target_loopback & (tx_fifo_wready | (acq_type != AcqData))))
             --------------------------1-------------------------   ------------------------------2-----------------------------

-1-	-2-	Status	Tests
0	0	Not Covered
0	1	Not Covered
1	0	Not Covered

 LINE       356
 SUB-EXPRESSION (reg2hw.acqdata.abyte.re & reg2hw.acqdata.signal.re)
                 -----------1-----------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       356
 SUB-EXPRESSION (target_loopback & (tx_fifo_wready | (acq_type != AcqData)))
                 -------1-------   --------------------2-------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       356
 SUB-EXPRESSION (tx_fifo_wready | (acq_type != AcqData))
                 -------1------   ----------2----------

-1-	-2-	Status	Tests
0	0	Not Covered
0	1	Not Covered
1	0	Not Covered

 LINE       356
 SUB-EXPRESSION (acq_type != AcqData)
                ----------1----------

-1-	Status	Tests
0	Not Covered
1	Not Covered

---

Branch Coverage for Module : i2c_core

	Line No.	Total	Covered	Percent
Branches		22	0	0.00
TERNARY	187	2	0	0.00
TERNARY	188	2	0	0.00
TERNARY	265	2	0	0.00
TERNARY	266	2	0	0.00
TERNARY	267	2	0	0.00
TERNARY	268	2	0	0.00
TERNARY	269	2	0	0.00
TERNARY	270	2	0	0.00
TERNARY	331	2	0	0.00
TERNARY	332	2	0	0.00
IF	205	2	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_i2c_0.1/rtl/i2c_core.sv' or '../src/lowrisc_ip_i2c_0.1/rtl/i2c_core.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	187	(override) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	188	(override) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	265	(fmt_fifo_rvalid) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	266	(fmt_fifo_rvalid) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	267	(fmt_fifo_rvalid) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	268	(fmt_fifo_rvalid) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	269	(fmt_fifo_rvalid) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	270	(fmt_fifo_rvalid) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	331	(target_loopback) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	332	(target_loopback) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	205	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered