T1318 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_fifo_reset_acq.3994907562 |
|
|
Aug 23 09:49:17 PM UTC 24 |
Aug 23 09:49:20 PM UTC 24 |
482382086 ps |
T1319 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_fifo_reset_tx.4147051609 |
|
|
Aug 23 09:49:19 PM UTC 24 |
Aug 23 09:49:22 PM UTC 24 |
2261955058 ps |
T1320 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_timeout.115722599 |
|
|
Aug 23 09:49:15 PM UTC 24 |
Aug 23 09:49:23 PM UTC 24 |
11503049048 ps |
T1321 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_stress_wr.3174982933 |
|
|
Aug 23 09:49:04 PM UTC 24 |
Aug 23 09:49:24 PM UTC 24 |
10346151285 ps |
T1322 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_intr_stress_wr.139396632 |
|
|
Aug 23 09:49:11 PM UTC 24 |
Aug 23 09:49:24 PM UTC 24 |
12162297320 ps |
T1323 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_perf.1623969154 |
|
|
Aug 23 09:49:20 PM UTC 24 |
Aug 23 09:49:26 PM UTC 24 |
1244278094 ps |
T1324 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_bad_addr.2181936144 |
|
|
Aug 23 09:49:24 PM UTC 24 |
Aug 23 09:49:29 PM UTC 24 |
2021714274 ps |
T1325 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_smoke.3517719653 |
|
|
Aug 23 09:51:30 PM UTC 24 |
Aug 23 09:51:52 PM UTC 24 |
24504178023 ps |
T1326 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_fifo_watermarks_acq.2609178605 |
|
|
Aug 23 09:49:27 PM UTC 24 |
Aug 23 09:49:30 PM UTC 24 |
924660808 ps |
T1327 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_fifo_watermarks_tx.3891409796 |
|
|
Aug 23 09:49:30 PM UTC 24 |
Aug 23 09:49:32 PM UTC 24 |
679503965 ps |
T1328 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_smbus_maxlen.1917215792 |
|
|
Aug 23 09:49:31 PM UTC 24 |
Aug 23 09:49:34 PM UTC 24 |
936211575 ps |
T1329 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_nack_acqfull.3371452703 |
|
|
Aug 23 09:49:32 PM UTC 24 |
Aug 23 09:49:36 PM UTC 24 |
1191951272 ps |
T1330 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_nack_txstretch.2055133712 |
|
|
Aug 23 09:49:34 PM UTC 24 |
Aug 23 09:49:36 PM UTC 24 |
546909426 ps |
T53 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_nack_acqfull_addr.3952178112 |
|
|
Aug 23 09:49:33 PM UTC 24 |
Aug 23 09:49:37 PM UTC 24 |
2078668544 ps |
T1331 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_alert_test.1955085419 |
|
|
Aug 23 09:49:35 PM UTC 24 |
Aug 23 09:49:37 PM UTC 24 |
26011163 ps |
T1332 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_tx_stretch_ctrl.1465374585 |
|
|
Aug 23 09:49:31 PM UTC 24 |
Aug 23 09:49:37 PM UTC 24 |
397666637 ps |
T1333 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/36.i2c_host_perf_precise.3683573631 |
|
|
Aug 23 09:47:53 PM UTC 24 |
Aug 23 09:49:37 PM UTC 24 |
24111627018 ps |
T1334 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_override.3054321913 |
|
|
Aug 23 09:49:37 PM UTC 24 |
Aug 23 09:49:39 PM UTC 24 |
50502928 ps |
T1335 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_fifo_reset_fmt.163890648 |
|
|
Aug 23 09:49:37 PM UTC 24 |
Aug 23 09:49:39 PM UTC 24 |
960601191 ps |
T1336 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_fifo_fmt_empty.3598675283 |
|
|
Aug 23 09:49:38 PM UTC 24 |
Aug 23 09:49:46 PM UTC 24 |
441696973 ps |
T1337 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/36.i2c_host_fifo_full.2817872029 |
|
|
Aug 23 09:47:50 PM UTC 24 |
Aug 23 09:49:48 PM UTC 24 |
2678042151 ps |
T1338 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_fifo_reset_rx.3948342675 |
|
|
Aug 23 09:49:39 PM UTC 24 |
Aug 23 09:49:49 PM UTC 24 |
180346772 ps |
T1339 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_perf_precise.1605990987 |
|
|
Aug 23 09:49:48 PM UTC 24 |
Aug 23 09:49:53 PM UTC 24 |
274571123 ps |
T1340 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_stress_rd.2105342495 |
|
|
Aug 23 09:49:05 PM UTC 24 |
Aug 23 09:49:54 PM UTC 24 |
17715193621 ps |
T1341 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/35.i2c_target_stress_wr.2889478681 |
|
|
Aug 23 09:46:49 PM UTC 24 |
Aug 23 09:49:56 PM UTC 24 |
60099419496 ps |
T1342 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_stretch_timeout.2843093274 |
|
|
Aug 23 09:49:49 PM UTC 24 |
Aug 23 09:49:57 PM UTC 24 |
442381074 ps |
T1343 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_error_intr.839723265 |
|
|
Aug 23 09:49:55 PM UTC 24 |
Aug 23 09:49:58 PM UTC 24 |
298740581 ps |
T1344 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_host_fifo_full.613169907 |
|
|
Aug 23 09:48:46 PM UTC 24 |
Aug 23 09:50:06 PM UTC 24 |
15244666595 ps |
T1345 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_target_stress_all.60493825 |
|
|
Aug 23 09:49:20 PM UTC 24 |
Aug 23 09:50:07 PM UTC 24 |
32066491692 ps |
T1346 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_smoke.3698011942 |
|
|
Aug 23 09:49:37 PM UTC 24 |
Aug 23 09:50:08 PM UTC 24 |
7858828177 ps |
T1347 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/36.i2c_target_intr_stress_wr.459724147 |
|
|
Aug 23 09:48:20 PM UTC 24 |
Aug 23 09:50:12 PM UTC 24 |
17764380051 ps |
T1348 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_intr_smoke.2435115315 |
|
|
Aug 23 09:50:08 PM UTC 24 |
Aug 23 09:50:13 PM UTC 24 |
2716102198 ps |
T1349 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_smoke.3776672444 |
|
|
Aug 23 09:49:57 PM UTC 24 |
Aug 23 09:50:16 PM UTC 24 |
675225958 ps |
T1350 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_fifo_reset_acq.3679716534 |
|
|
Aug 23 09:50:16 PM UTC 24 |
Aug 23 09:50:19 PM UTC 24 |
384713439 ps |
T1351 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_stretch.3020981221 |
|
|
Aug 23 09:50:07 PM UTC 24 |
Aug 23 09:50:19 PM UTC 24 |
2705276785 ps |
T1352 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_fifo_reset_tx.2482846661 |
|
|
Aug 23 09:50:17 PM UTC 24 |
Aug 23 09:50:20 PM UTC 24 |
292922188 ps |
T1353 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_timeout.3908636135 |
|
|
Aug 23 09:50:13 PM UTC 24 |
Aug 23 09:50:20 PM UTC 24 |
1155290350 ps |
T1354 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_hrst.1605128560 |
|
|
Aug 23 09:50:21 PM UTC 24 |
Aug 23 09:50:25 PM UTC 24 |
1851239150 ps |
T1355 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_perf.3889374067 |
|
|
Aug 23 09:50:19 PM UTC 24 |
Aug 23 09:50:26 PM UTC 24 |
1267334055 ps |
T1356 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_stress_rd.3449770668 |
|
|
Aug 23 09:49:59 PM UTC 24 |
Aug 23 09:50:26 PM UTC 24 |
1908050535 ps |
T1357 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_intr_stress_wr.3770504515 |
|
|
Aug 23 09:50:09 PM UTC 24 |
Aug 23 09:50:27 PM UTC 24 |
19820231756 ps |
T1358 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_stress_rd.4167192807 |
|
|
Aug 23 09:51:00 PM UTC 24 |
Aug 23 09:51:44 PM UTC 24 |
4646002594 ps |
T1359 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_bad_addr.2782509279 |
|
|
Aug 23 09:50:20 PM UTC 24 |
Aug 23 09:50:28 PM UTC 24 |
2360091320 ps |
T1360 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_fifo_watermarks_tx.2216265589 |
|
|
Aug 23 09:50:27 PM UTC 24 |
Aug 23 09:50:30 PM UTC 24 |
142954490 ps |
T1361 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_fifo_watermarks_acq.622841527 |
|
|
Aug 23 09:50:27 PM UTC 24 |
Aug 23 09:50:31 PM UTC 24 |
4037972512 ps |
T1362 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_may_nack.2465911177 |
|
|
Aug 23 09:50:26 PM UTC 24 |
Aug 23 09:50:31 PM UTC 24 |
250022435 ps |
T1363 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_smbus_maxlen.895400763 |
|
|
Aug 23 09:50:28 PM UTC 24 |
Aug 23 09:50:32 PM UTC 24 |
476281922 ps |
T1364 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_fifo_reset_rx.1468846545 |
|
|
Aug 23 09:51:39 PM UTC 24 |
Aug 23 09:51:43 PM UTC 24 |
596750272 ps |
T1365 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_alert_test.3864076415 |
|
|
Aug 23 09:50:33 PM UTC 24 |
Aug 23 09:50:34 PM UTC 24 |
32722183 ps |
T1366 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_nack_acqfull.4196024078 |
|
|
Aug 23 09:50:30 PM UTC 24 |
Aug 23 09:50:34 PM UTC 24 |
558359443 ps |
T1367 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_nack_acqfull_addr.1680728575 |
|
|
Aug 23 09:50:32 PM UTC 24 |
Aug 23 09:50:35 PM UTC 24 |
445451992 ps |
T1368 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_override.878703438 |
|
|
Aug 23 09:50:35 PM UTC 24 |
Aug 23 09:50:36 PM UTC 24 |
45104643 ps |
T1369 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_fifo_full.1447279893 |
|
|
Aug 23 09:49:40 PM UTC 24 |
Aug 23 09:50:37 PM UTC 24 |
5027306285 ps |
T1370 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_fifo_reset_fmt.4056198309 |
|
|
Aug 23 09:50:36 PM UTC 24 |
Aug 23 09:50:38 PM UTC 24 |
307144377 ps |
T1371 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_tx_stretch_ctrl.3554560193 |
|
|
Aug 23 09:50:28 PM UTC 24 |
Aug 23 09:50:38 PM UTC 24 |
905570166 ps |
T1372 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_fifo_reset_rx.3590250249 |
|
|
Aug 23 09:50:38 PM UTC 24 |
Aug 23 09:50:42 PM UTC 24 |
249947635 ps |
T1373 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_fifo_fmt_empty.1885523551 |
|
|
Aug 23 09:50:37 PM UTC 24 |
Aug 23 09:50:43 PM UTC 24 |
340290620 ps |
T1374 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/36.i2c_target_stress_wr.3639908980 |
|
|
Aug 23 09:48:13 PM UTC 24 |
Aug 23 09:50:45 PM UTC 24 |
31215259370 ps |
T1375 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_perf_precise.1861188903 |
|
|
Aug 23 09:50:43 PM UTC 24 |
Aug 23 09:50:47 PM UTC 24 |
209355366 ps |
T25 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_error_intr.3679418553 |
|
|
Aug 23 09:50:46 PM UTC 24 |
Aug 23 09:50:50 PM UTC 24 |
913664874 ps |
T1376 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_stress_all.2607143788 |
|
|
Aug 23 09:50:20 PM UTC 24 |
Aug 23 09:50:53 PM UTC 24 |
21559059134 ps |
T1377 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_fifo_watermark.2460808093 |
|
|
Aug 23 09:49:37 PM UTC 24 |
Aug 23 09:50:59 PM UTC 24 |
4733260495 ps |
T1378 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_smoke.3273382506 |
|
|
Aug 23 09:50:35 PM UTC 24 |
Aug 23 09:50:59 PM UTC 24 |
1368031661 ps |
T1379 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_stretch.1643134640 |
|
|
Aug 23 09:51:00 PM UTC 24 |
Aug 23 09:51:03 PM UTC 24 |
448669833 ps |
T1380 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_perf.3017456880 |
|
|
Aug 23 09:49:46 PM UTC 24 |
Aug 23 09:51:04 PM UTC 24 |
7923514862 ps |
T1381 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_smoke.4275794696 |
|
|
Aug 23 09:50:51 PM UTC 24 |
Aug 23 09:51:06 PM UTC 24 |
2399869435 ps |
T1382 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_fifo_overflow.262065264 |
|
|
Aug 23 09:50:36 PM UTC 24 |
Aug 23 09:51:10 PM UTC 24 |
1773987654 ps |
T1383 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_fifo_fmt_empty.685909145 |
|
|
Aug 23 09:51:37 PM UTC 24 |
Aug 23 09:51:48 PM UTC 24 |
566265513 ps |
T1384 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_fifo_reset_acq.713167517 |
|
|
Aug 23 09:51:11 PM UTC 24 |
Aug 23 09:51:13 PM UTC 24 |
3195775934 ps |
T1385 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_intr_smoke.2693190861 |
|
|
Aug 23 09:51:04 PM UTC 24 |
Aug 23 09:51:13 PM UTC 24 |
2701632135 ps |
T1386 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_stretch_timeout.397912691 |
|
|
Aug 23 09:50:44 PM UTC 24 |
Aug 23 09:51:13 PM UTC 24 |
2665367048 ps |
T1387 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_timeout.2676575958 |
|
|
Aug 23 09:51:07 PM UTC 24 |
Aug 23 09:51:15 PM UTC 24 |
4586056538 ps |
T1388 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_fifo_reset_tx.4129954691 |
|
|
Aug 23 09:51:14 PM UTC 24 |
Aug 23 09:51:16 PM UTC 24 |
196528813 ps |
T1389 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_mode_toggle.1207395315 |
|
|
Aug 23 09:51:17 PM UTC 24 |
Aug 23 09:51:19 PM UTC 24 |
95851339 ps |
T1390 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_bad_addr.959689364 |
|
|
Aug 23 09:51:14 PM UTC 24 |
Aug 23 09:51:19 PM UTC 24 |
2097895311 ps |
T1391 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_stress_wr.1612434997 |
|
|
Aug 23 09:50:54 PM UTC 24 |
Aug 23 09:51:20 PM UTC 24 |
22798085171 ps |
T1392 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_perf.4143767521 |
|
|
Aug 23 09:51:14 PM UTC 24 |
Aug 23 09:51:21 PM UTC 24 |
914006342 ps |
T1393 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_fifo_watermarks_acq.2386929204 |
|
|
Aug 23 09:51:20 PM UTC 24 |
Aug 23 09:51:23 PM UTC 24 |
413226903 ps |
T1394 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_fifo_watermarks_tx.3276100195 |
|
|
Aug 23 09:51:21 PM UTC 24 |
Aug 23 09:51:23 PM UTC 24 |
195066127 ps |
T1395 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_tx_stretch_ctrl.320030691 |
|
|
Aug 23 09:51:22 PM UTC 24 |
Aug 23 09:51:25 PM UTC 24 |
104775415 ps |
T1396 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_smbus_maxlen.1102371482 |
|
|
Aug 23 09:51:24 PM UTC 24 |
Aug 23 09:51:28 PM UTC 24 |
556043840 ps |
T1397 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_nack_acqfull.3276061819 |
|
|
Aug 23 09:51:24 PM UTC 24 |
Aug 23 09:51:28 PM UTC 24 |
4173990574 ps |
T1398 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_nack_acqfull_addr.665254017 |
|
|
Aug 23 09:51:26 PM UTC 24 |
Aug 23 09:51:30 PM UTC 24 |
1829774109 ps |
T1399 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_alert_test.1020848106 |
|
|
Aug 23 09:51:29 PM UTC 24 |
Aug 23 09:51:31 PM UTC 24 |
17568100 ps |
T1400 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_nack_txstretch.3732218069 |
|
|
Aug 23 09:51:28 PM UTC 24 |
Aug 23 09:51:31 PM UTC 24 |
168996475 ps |
T1401 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_host_fifo_overflow.3091658111 |
|
|
Aug 23 09:49:37 PM UTC 24 |
Aug 23 09:51:33 PM UTC 24 |
2137850859 ps |
T1402 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_override.2591884085 |
|
|
Aug 23 09:51:31 PM UTC 24 |
Aug 23 09:51:33 PM UTC 24 |
69022414 ps |
T1403 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_fifo_reset_fmt.1521805915 |
|
|
Aug 23 09:51:34 PM UTC 24 |
Aug 23 09:51:37 PM UTC 24 |
83823685 ps |
T1404 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_intr_stress_wr.1594577567 |
|
|
Aug 23 09:51:04 PM UTC 24 |
Aug 23 09:52:01 PM UTC 24 |
17870716833 ps |
T1405 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_stretch_timeout.2137438426 |
|
|
Aug 23 09:51:51 PM UTC 24 |
Aug 23 09:52:02 PM UTC 24 |
2336038676 ps |
T1406 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_fifo_watermark.1121972638 |
|
|
Aug 23 09:50:35 PM UTC 24 |
Aug 23 09:52:08 PM UTC 24 |
4436805089 ps |
T1407 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_fifo_overflow.3666036025 |
|
|
Aug 23 09:51:33 PM UTC 24 |
Aug 23 09:52:09 PM UTC 24 |
4484919943 ps |
T92 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_smoke.4189701425 |
|
|
Aug 23 09:51:58 PM UTC 24 |
Aug 23 09:52:09 PM UTC 24 |
2315310726 ps |
T1408 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_stress_rd.871393166 |
|
|
Aug 23 09:52:03 PM UTC 24 |
Aug 23 09:52:09 PM UTC 24 |
869260320 ps |
T1409 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_stretch.2114885349 |
|
|
Aug 23 09:52:08 PM UTC 24 |
Aug 23 09:52:11 PM UTC 24 |
1952285585 ps |
T1410 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_perf.797112897 |
|
|
Aug 23 09:50:39 PM UTC 24 |
Aug 23 09:52:12 PM UTC 24 |
12074530770 ps |
T1411 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_intr_smoke.863750235 |
|
|
Aug 23 09:52:09 PM UTC 24 |
Aug 23 09:52:14 PM UTC 24 |
2154368974 ps |
T1412 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_fifo_reset_acq.2598789151 |
|
|
Aug 23 09:52:12 PM UTC 24 |
Aug 23 09:52:14 PM UTC 24 |
261525272 ps |
T1413 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_intr_stress_wr.105545603 |
|
|
Aug 23 09:52:10 PM UTC 24 |
Aug 23 09:52:15 PM UTC 24 |
11968849207 ps |
T1414 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_fifo_reset_tx.2913111476 |
|
|
Aug 23 09:52:14 PM UTC 24 |
Aug 23 09:52:16 PM UTC 24 |
171208601 ps |
T1415 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_timeout.2288942744 |
|
|
Aug 23 09:52:10 PM UTC 24 |
Aug 23 09:52:17 PM UTC 24 |
1181046419 ps |
T1416 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_host_fifo_full.669797793 |
|
|
Aug 23 09:50:38 PM UTC 24 |
Aug 23 09:52:17 PM UTC 24 |
4143997076 ps |
T1417 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_perf.3088708505 |
|
|
Aug 23 09:52:14 PM UTC 24 |
Aug 23 09:52:18 PM UTC 24 |
3196740541 ps |
T1418 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_hrst.1234751458 |
|
|
Aug 23 09:52:17 PM UTC 24 |
Aug 23 09:52:20 PM UTC 24 |
265228418 ps |
T1419 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_bad_addr.615606739 |
|
|
Aug 23 09:52:15 PM UTC 24 |
Aug 23 09:52:22 PM UTC 24 |
2289286151 ps |
T1420 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_fifo_watermarks_tx.3236863766 |
|
|
Aug 23 09:52:21 PM UTC 24 |
Aug 23 09:52:23 PM UTC 24 |
107448373 ps |
T1421 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_fifo_watermarks_acq.2367636066 |
|
|
Aug 23 09:52:20 PM UTC 24 |
Aug 23 09:52:23 PM UTC 24 |
553565910 ps |
T26 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/34.i2c_host_stress_all.2904377725 |
|
|
Aug 23 09:45:49 PM UTC 24 |
Aug 23 09:52:24 PM UTC 24 |
41943692407 ps |
T1422 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_tx_stretch_ctrl.864265443 |
|
|
Aug 23 09:52:22 PM UTC 24 |
Aug 23 09:52:25 PM UTC 24 |
192103982 ps |
T1423 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_may_nack.2775257859 |
|
|
Aug 23 09:52:19 PM UTC 24 |
Aug 23 09:52:25 PM UTC 24 |
538123872 ps |
T1424 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_smbus_maxlen.2511646746 |
|
|
Aug 23 09:52:23 PM UTC 24 |
Aug 23 09:52:26 PM UTC 24 |
439695368 ps |
T1425 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/39.i2c_target_stress_all.2477731346 |
|
|
Aug 23 09:51:14 PM UTC 24 |
Aug 23 09:52:27 PM UTC 24 |
28448594717 ps |
T1426 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_nack_acqfull_addr.2332947452 |
|
|
Aug 23 09:52:24 PM UTC 24 |
Aug 23 09:52:27 PM UTC 24 |
482698915 ps |
T1427 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_intr_smoke.4208456400 |
|
|
Aug 23 09:53:47 PM UTC 24 |
Aug 23 09:53:55 PM UTC 24 |
1296463616 ps |
T1428 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_nack_acqfull.1230541131 |
|
|
Aug 23 09:52:24 PM UTC 24 |
Aug 23 09:52:28 PM UTC 24 |
1160917382 ps |
T1429 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_alert_test.1170994218 |
|
|
Aug 23 09:52:26 PM UTC 24 |
Aug 23 09:52:28 PM UTC 24 |
26867240 ps |
T1430 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_override.3478930292 |
|
|
Aug 23 09:52:27 PM UTC 24 |
Aug 23 09:52:29 PM UTC 24 |
94972563 ps |
T1431 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_fifo_reset_fmt.1001621591 |
|
|
Aug 23 09:52:28 PM UTC 24 |
Aug 23 09:52:30 PM UTC 24 |
124032394 ps |
T1432 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_fifo_reset_rx.2700639452 |
|
|
Aug 23 09:52:28 PM UTC 24 |
Aug 23 09:52:34 PM UTC 24 |
323969083 ps |
T1433 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_fifo_fmt_empty.2323496340 |
|
|
Aug 23 09:52:28 PM UTC 24 |
Aug 23 09:52:40 PM UTC 24 |
4855495417 ps |
T1434 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_stress_wr.2932271910 |
|
|
Aug 23 09:52:02 PM UTC 24 |
Aug 23 09:52:40 PM UTC 24 |
19739595207 ps |
T1435 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_perf_precise.2884744263 |
|
|
Aug 23 09:52:34 PM UTC 24 |
Aug 23 09:52:41 PM UTC 24 |
174417568 ps |
T1436 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_error_intr.662877343 |
|
|
Aug 23 09:52:41 PM UTC 24 |
Aug 23 09:52:46 PM UTC 24 |
462117914 ps |
T294 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/32.i2c_host_stress_all.1268002912 |
|
|
Aug 23 09:44:31 PM UTC 24 |
Aug 23 09:52:50 PM UTC 24 |
55420791285 ps |
T1437 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/37.i2c_host_fifo_watermark.1696458024 |
|
|
Aug 23 09:48:43 PM UTC 24 |
Aug 23 09:52:54 PM UTC 24 |
60875165828 ps |
T1438 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/38.i2c_target_stress_wr.2364153047 |
|
|
Aug 23 09:49:58 PM UTC 24 |
Aug 23 09:52:55 PM UTC 24 |
33193087733 ps |
T1439 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_smoke.4072598273 |
|
|
Aug 23 09:52:26 PM UTC 24 |
Aug 23 09:52:57 PM UTC 24 |
12037555431 ps |
T1440 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_smoke.3667548195 |
|
|
Aug 23 09:52:46 PM UTC 24 |
Aug 23 09:53:01 PM UTC 24 |
484211816 ps |
T1441 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_stretch_timeout.2166062412 |
|
|
Aug 23 09:52:41 PM UTC 24 |
Aug 23 09:53:02 PM UTC 24 |
547612275 ps |
T1442 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_intr_smoke.3464597667 |
|
|
Aug 23 09:52:58 PM UTC 24 |
Aug 23 09:53:05 PM UTC 24 |
2151018767 ps |
T1443 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_fifo_overflow.2573862583 |
|
|
Aug 23 09:52:28 PM UTC 24 |
Aug 23 09:53:06 PM UTC 24 |
1829284616 ps |
T1444 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_fifo_reset_acq.348572564 |
|
|
Aug 23 09:53:06 PM UTC 24 |
Aug 23 09:53:08 PM UTC 24 |
2311706480 ps |
T306 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_fifo_reset_tx.2383664829 |
|
|
Aug 23 09:53:06 PM UTC 24 |
Aug 23 09:53:09 PM UTC 24 |
274195686 ps |
T1445 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_timeout.592208632 |
|
|
Aug 23 09:53:02 PM UTC 24 |
Aug 23 09:53:09 PM UTC 24 |
2348581465 ps |
T1446 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_fifo_full.1633660387 |
|
|
Aug 23 09:51:44 PM UTC 24 |
Aug 23 09:53:10 PM UTC 24 |
3753351976 ps |
T1447 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_perf.3921109538 |
|
|
Aug 23 09:53:07 PM UTC 24 |
Aug 23 09:53:12 PM UTC 24 |
3391150505 ps |
T279 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_mode_toggle.3599743637 |
|
|
Aug 23 09:53:11 PM UTC 24 |
Aug 23 09:53:13 PM UTC 24 |
104910333 ps |
T1448 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_stress_rd.984357882 |
|
|
Aug 23 09:52:55 PM UTC 24 |
Aug 23 09:53:14 PM UTC 24 |
5109455356 ps |
T1449 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_bad_addr.2977682661 |
|
|
Aug 23 09:53:10 PM UTC 24 |
Aug 23 09:53:16 PM UTC 24 |
925451107 ps |
T1450 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/27.i2c_target_stress_wr.787195796 |
|
|
Aug 23 09:40:48 PM UTC 24 |
Aug 23 09:53:16 PM UTC 24 |
53406615585 ps |
T1451 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_fifo_watermarks_acq.2973407456 |
|
|
Aug 23 09:53:14 PM UTC 24 |
Aug 23 09:53:18 PM UTC 24 |
513476102 ps |
T1452 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_fifo_watermarks_tx.2072672249 |
|
|
Aug 23 09:53:15 PM UTC 24 |
Aug 23 09:53:18 PM UTC 24 |
158610994 ps |
T1453 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_fifo_watermark.118814964 |
|
|
Aug 23 09:51:31 PM UTC 24 |
Aug 23 09:53:20 PM UTC 24 |
5124197660 ps |
T1454 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_may_nack.905310787 |
|
|
Aug 23 09:53:13 PM UTC 24 |
Aug 23 09:53:21 PM UTC 24 |
3797651191 ps |
T1455 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_tx_stretch_ctrl.1810026680 |
|
|
Aug 23 09:53:17 PM UTC 24 |
Aug 23 09:53:21 PM UTC 24 |
157785515 ps |
T1456 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_smbus_maxlen.2301207062 |
|
|
Aug 23 09:53:17 PM UTC 24 |
Aug 23 09:53:21 PM UTC 24 |
716867370 ps |
T1457 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_perf.195482962 |
|
|
Aug 23 09:52:31 PM UTC 24 |
Aug 23 09:53:21 PM UTC 24 |
7890605779 ps |
T1458 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_nack_acqfull_addr.765194493 |
|
|
Aug 23 09:53:18 PM UTC 24 |
Aug 23 09:53:22 PM UTC 24 |
1938450161 ps |
T1459 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_nack_acqfull.2880722714 |
|
|
Aug 23 09:53:18 PM UTC 24 |
Aug 23 09:53:23 PM UTC 24 |
623069230 ps |
T1460 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_alert_test.1878230220 |
|
|
Aug 23 09:53:21 PM UTC 24 |
Aug 23 09:53:23 PM UTC 24 |
23359340 ps |
T1461 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_override.4271737547 |
|
|
Aug 23 09:53:21 PM UTC 24 |
Aug 23 09:53:23 PM UTC 24 |
42840060 ps |
T1462 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_fifo_watermark.1095571476 |
|
|
Aug 23 09:52:28 PM UTC 24 |
Aug 23 09:53:25 PM UTC 24 |
12192700840 ps |
T1463 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_fifo_reset_fmt.2003428806 |
|
|
Aug 23 09:53:24 PM UTC 24 |
Aug 23 09:53:26 PM UTC 24 |
731295759 ps |
T1464 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_fifo_fmt_empty.698102670 |
|
|
Aug 23 09:53:24 PM UTC 24 |
Aug 23 09:53:29 PM UTC 24 |
486711229 ps |
T1465 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_perf_precise.4148960163 |
|
|
Aug 23 09:53:27 PM UTC 24 |
Aug 23 09:53:29 PM UTC 24 |
75932368 ps |
T1466 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_fifo_reset_rx.2426075388 |
|
|
Aug 23 09:53:25 PM UTC 24 |
Aug 23 09:53:30 PM UTC 24 |
364458160 ps |
T1467 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_host_fifo_full.3400697859 |
|
|
Aug 23 09:52:29 PM UTC 24 |
Aug 23 09:53:32 PM UTC 24 |
2695533190 ps |
T1468 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_intr_stress_wr.1522973081 |
|
|
Aug 23 09:52:58 PM UTC 24 |
Aug 23 09:53:33 PM UTC 24 |
9896888196 ps |
T28 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_error_intr.2958353762 |
|
|
Aug 23 09:53:30 PM UTC 24 |
Aug 23 09:53:33 PM UTC 24 |
1375555743 ps |
T1469 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_stress_rd.3344291703 |
|
|
Aug 23 09:53:34 PM UTC 24 |
Aug 23 09:53:42 PM UTC 24 |
422117425 ps |
T93 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_smoke.1208161749 |
|
|
Aug 23 09:53:33 PM UTC 24 |
Aug 23 09:53:46 PM UTC 24 |
1267228787 ps |
T1470 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_stretch_timeout.3705047438 |
|
|
Aug 23 09:53:30 PM UTC 24 |
Aug 23 09:53:46 PM UTC 24 |
1680000107 ps |
T1471 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_stretch.1263003027 |
|
|
Aug 23 09:53:43 PM UTC 24 |
Aug 23 09:53:47 PM UTC 24 |
2768159933 ps |
T1472 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_fifo_overflow.3844506401 |
|
|
Aug 23 09:53:23 PM UTC 24 |
Aug 23 09:53:54 PM UTC 24 |
9753628962 ps |
T1473 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_timeout.2198447202 |
|
|
Aug 23 09:53:47 PM UTC 24 |
Aug 23 09:53:54 PM UTC 24 |
1319740411 ps |
T1474 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_intr_stress_wr.693798853 |
|
|
Aug 23 09:53:47 PM UTC 24 |
Aug 23 09:53:55 PM UTC 24 |
10919751455 ps |
T1475 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_fifo_reset_acq.3437994575 |
|
|
Aug 23 09:53:53 PM UTC 24 |
Aug 23 09:53:56 PM UTC 24 |
880850365 ps |
T1476 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_fifo_reset_tx.1540601674 |
|
|
Aug 23 09:53:55 PM UTC 24 |
Aug 23 09:53:57 PM UTC 24 |
604086814 ps |
T1477 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/41.i2c_target_stretch.3518621173 |
|
|
Aug 23 09:52:56 PM UTC 24 |
Aug 23 09:53:58 PM UTC 24 |
3398852567 ps |
T1478 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_perf.913679122 |
|
|
Aug 23 09:53:55 PM UTC 24 |
Aug 23 09:54:01 PM UTC 24 |
643573788 ps |
T1479 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_bad_addr.2216188842 |
|
|
Aug 23 09:53:55 PM UTC 24 |
Aug 23 09:54:02 PM UTC 24 |
1028615855 ps |
T1480 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_fifo_watermarks_acq.678639382 |
|
|
Aug 23 09:54:02 PM UTC 24 |
Aug 23 09:54:04 PM UTC 24 |
858808507 ps |
T1481 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_fifo_watermarks_tx.2720060363 |
|
|
Aug 23 09:54:03 PM UTC 24 |
Aug 23 09:54:05 PM UTC 24 |
236410130 ps |
T1482 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_may_nack.1567749617 |
|
|
Aug 23 09:54:00 PM UTC 24 |
Aug 23 09:54:07 PM UTC 24 |
1234741159 ps |
T1483 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_smbus_maxlen.2650974980 |
|
|
Aug 23 09:54:05 PM UTC 24 |
Aug 23 09:54:08 PM UTC 24 |
10468986139 ps |
T1484 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_perf.3511001607 |
|
|
Aug 23 09:51:45 PM UTC 24 |
Aug 23 09:54:09 PM UTC 24 |
6838547197 ps |
T1485 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_nack_acqfull.2756585424 |
|
|
Aug 23 09:54:06 PM UTC 24 |
Aug 23 09:54:09 PM UTC 24 |
914567872 ps |
T1486 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_alert_test.2191991403 |
|
|
Aug 23 09:54:09 PM UTC 24 |
Aug 23 09:54:11 PM UTC 24 |
142665678 ps |
T1487 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_nack_acqfull_addr.851559071 |
|
|
Aug 23 09:54:08 PM UTC 24 |
Aug 23 09:54:12 PM UTC 24 |
529060182 ps |
T1488 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_tx_stretch_ctrl.3269903875 |
|
|
Aug 23 09:54:05 PM UTC 24 |
Aug 23 09:54:12 PM UTC 24 |
525578307 ps |
T1489 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_override.2843023161 |
|
|
Aug 23 09:54:11 PM UTC 24 |
Aug 23 09:54:13 PM UTC 24 |
17555464 ps |
T1490 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_fifo_reset_fmt.849337527 |
|
|
Aug 23 09:54:13 PM UTC 24 |
Aug 23 09:54:15 PM UTC 24 |
171735520 ps |
T1491 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_stress_wr.1980708647 |
|
|
Aug 23 09:53:33 PM UTC 24 |
Aug 23 09:54:17 PM UTC 24 |
21103535986 ps |
T1492 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_fifo_reset_rx.1342277444 |
|
|
Aug 23 09:54:14 PM UTC 24 |
Aug 23 09:54:18 PM UTC 24 |
453283592 ps |
T1493 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_fifo_fmt_empty.2871423419 |
|
|
Aug 23 09:54:13 PM UTC 24 |
Aug 23 09:54:20 PM UTC 24 |
2877780473 ps |
T1494 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_perf_precise.2728753367 |
|
|
Aug 23 09:54:18 PM UTC 24 |
Aug 23 09:54:21 PM UTC 24 |
120656774 ps |
T1495 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_error_intr.1520854464 |
|
|
Aug 23 09:54:21 PM UTC 24 |
Aug 23 09:54:29 PM UTC 24 |
339062560 ps |
T1496 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/36.i2c_host_stress_all.477645936 |
|
|
Aug 23 09:48:10 PM UTC 24 |
Aug 23 09:54:30 PM UTC 24 |
101804628847 ps |
T1497 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_smoke.3090869665 |
|
|
Aug 23 09:53:21 PM UTC 24 |
Aug 23 09:54:34 PM UTC 24 |
1782894814 ps |
T1498 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_fifo_full.1186467757 |
|
|
Aug 23 09:53:25 PM UTC 24 |
Aug 23 09:54:46 PM UTC 24 |
3822718680 ps |
T1499 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_smoke.4291399677 |
|
|
Aug 23 09:54:32 PM UTC 24 |
Aug 23 09:54:47 PM UTC 24 |
953667104 ps |
T1500 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_stretch.2593784538 |
|
|
Aug 23 09:54:48 PM UTC 24 |
Aug 23 09:54:51 PM UTC 24 |
306118151 ps |
T1501 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_intr_smoke.2179365313 |
|
|
Aug 23 09:54:52 PM UTC 24 |
Aug 23 09:54:58 PM UTC 24 |
3888974218 ps |
T1502 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_stress_rd.268115514 |
|
|
Aug 23 09:54:47 PM UTC 24 |
Aug 23 09:55:07 PM UTC 24 |
2509733635 ps |
T1503 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_stretch_timeout.3146061667 |
|
|
Aug 23 09:54:20 PM UTC 24 |
Aug 23 09:55:07 PM UTC 24 |
4585712770 ps |
T1504 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/33.i2c_host_perf.23888258 |
|
|
Aug 23 09:45:06 PM UTC 24 |
Aug 23 09:55:08 PM UTC 24 |
50693095405 ps |
T1505 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_fifo_full.2040043717 |
|
|
Aug 23 09:54:16 PM UTC 24 |
Aug 23 09:55:11 PM UTC 24 |
12583452327 ps |
T1506 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_fifo_reset_acq.2214856206 |
|
|
Aug 23 09:55:09 PM UTC 24 |
Aug 23 09:55:11 PM UTC 24 |
311974288 ps |
T1507 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_fifo_reset_tx.233701127 |
|
|
Aug 23 09:55:11 PM UTC 24 |
Aug 23 09:55:13 PM UTC 24 |
156876330 ps |
T1508 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_timeout.1861262901 |
|
|
Aug 23 09:55:07 PM UTC 24 |
Aug 23 09:55:15 PM UTC 24 |
3869970610 ps |
T1509 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_perf.33215311 |
|
|
Aug 23 09:55:12 PM UTC 24 |
Aug 23 09:55:17 PM UTC 24 |
572964501 ps |
T1510 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_hrst.3873900621 |
|
|
Aug 23 09:55:16 PM UTC 24 |
Aug 23 09:55:19 PM UTC 24 |
1298130776 ps |
T1511 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_mode_toggle.707238930 |
|
|
Aug 23 09:55:17 PM UTC 24 |
Aug 23 09:55:20 PM UTC 24 |
352494697 ps |
T1512 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_bad_addr.1376175233 |
|
|
Aug 23 09:55:14 PM UTC 24 |
Aug 23 09:55:20 PM UTC 24 |
4325612636 ps |
T1513 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_fifo_watermarks_acq.822101600 |
|
|
Aug 23 09:55:20 PM UTC 24 |
Aug 23 09:55:23 PM UTC 24 |
642762433 ps |
T1514 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_fifo_watermarks_tx.3054673200 |
|
|
Aug 23 09:55:21 PM UTC 24 |
Aug 23 09:55:24 PM UTC 24 |
458924614 ps |
T1515 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_may_nack.2965836089 |
|
|
Aug 23 09:55:20 PM UTC 24 |
Aug 23 09:55:26 PM UTC 24 |
1778473684 ps |
T1516 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_smoke.1106621750 |
|
|
Aug 23 09:54:10 PM UTC 24 |
Aug 23 09:55:27 PM UTC 24 |
31821130015 ps |
T1517 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_tx_stretch_ctrl.1961880313 |
|
|
Aug 23 09:55:24 PM UTC 24 |
Aug 23 09:55:27 PM UTC 24 |
69592808 ps |
T1518 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_smbus_maxlen.2862313403 |
|
|
Aug 23 09:55:24 PM UTC 24 |
Aug 23 09:55:28 PM UTC 24 |
842601068 ps |
T1519 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_nack_acqfull.3766571040 |
|
|
Aug 23 09:55:27 PM UTC 24 |
Aug 23 09:55:31 PM UTC 24 |
2216721178 ps |
T1520 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_nack_acqfull_addr.2520119983 |
|
|
Aug 23 09:55:28 PM UTC 24 |
Aug 23 09:55:31 PM UTC 24 |
1790626399 ps |
T1521 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_fifo_watermark.3568914834 |
|
|
Aug 23 09:54:12 PM UTC 24 |
Aug 23 09:55:31 PM UTC 24 |
3844285530 ps |
T1522 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_nack_txstretch.4211171177 |
|
|
Aug 23 09:55:29 PM UTC 24 |
Aug 23 09:55:32 PM UTC 24 |
144465135 ps |
T1523 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_alert_test.1357042397 |
|
|
Aug 23 09:55:30 PM UTC 24 |
Aug 23 09:55:32 PM UTC 24 |
34974592 ps |
T1524 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_override.3073986425 |
|
|
Aug 23 09:55:32 PM UTC 24 |
Aug 23 09:55:34 PM UTC 24 |
404481514 ps |
T1525 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_fifo_reset_fmt.2636399720 |
|
|
Aug 23 09:55:33 PM UTC 24 |
Aug 23 09:55:35 PM UTC 24 |
445507453 ps |
T1526 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_target_intr_stress_wr.4080620067 |
|
|
Aug 23 09:54:59 PM UTC 24 |
Aug 23 09:55:37 PM UTC 24 |
17978006806 ps |
T1527 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_target_stress_all.1913890120 |
|
|
Aug 23 09:53:55 PM UTC 24 |
Aug 23 09:55:39 PM UTC 24 |
17180210165 ps |
T1528 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_fifo_reset_rx.1233473566 |
|
|
Aug 23 09:55:36 PM UTC 24 |
Aug 23 09:55:40 PM UTC 24 |
634797703 ps |
T1529 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_perf_precise.4257142324 |
|
|
Aug 23 09:55:41 PM UTC 24 |
Aug 23 09:55:43 PM UTC 24 |
75913458 ps |
T1530 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_fifo_fmt_empty.1092798720 |
|
|
Aug 23 09:55:35 PM UTC 24 |
Aug 23 09:55:47 PM UTC 24 |
588951713 ps |
T1531 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_error_intr.1234149768 |
|
|
Aug 23 09:55:48 PM UTC 24 |
Aug 23 09:55:51 PM UTC 24 |
85107963 ps |
T1532 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_target_stress_all.1205142361 |
|
|
Aug 23 09:52:15 PM UTC 24 |
Aug 23 09:55:52 PM UTC 24 |
18801381055 ps |
T1533 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_stretch_timeout.4285416365 |
|
|
Aug 23 09:55:44 PM UTC 24 |
Aug 23 09:55:53 PM UTC 24 |
1991688864 ps |
T1534 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_smoke.879883100 |
|
|
Aug 23 09:55:32 PM UTC 24 |
Aug 23 09:55:55 PM UTC 24 |
3123288076 ps |
T1535 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_stress_rd.2340419289 |
|
|
Aug 23 09:55:55 PM UTC 24 |
Aug 23 09:56:09 PM UTC 24 |
792329419 ps |
T1536 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_fifo_overflow.4082521720 |
|
|
Aug 23 09:55:33 PM UTC 24 |
Aug 23 09:56:09 PM UTC 24 |
1479727797 ps |
T1537 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_smoke.3988902561 |
|
|
Aug 23 09:55:53 PM UTC 24 |
Aug 23 09:56:13 PM UTC 24 |
709186305 ps |
T1538 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_intr_smoke.1542036019 |
|
|
Aug 23 09:56:09 PM UTC 24 |
Aug 23 09:56:16 PM UTC 24 |
952522419 ps |
T1539 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_stretch.2254164569 |
|
|
Aug 23 09:56:09 PM UTC 24 |
Aug 23 09:56:22 PM UTC 24 |
2714271762 ps |
T1540 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_timeout.2884547295 |
|
|
Aug 23 09:56:16 PM UTC 24 |
Aug 23 09:56:25 PM UTC 24 |
1381279591 ps |
T1541 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_fifo_reset_tx.884186819 |
|
|
Aug 23 09:56:26 PM UTC 24 |
Aug 23 09:56:28 PM UTC 24 |
527054817 ps |
T1542 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_fifo_reset_acq.1688368672 |
|
|
Aug 23 09:56:26 PM UTC 24 |
Aug 23 09:56:28 PM UTC 24 |
612497016 ps |
T1543 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/40.i2c_host_perf_precise.2698231862 |
|
|
Aug 23 09:51:49 PM UTC 24 |
Aug 23 09:56:31 PM UTC 24 |
23258347403 ps |
T1544 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_perf.3246770792 |
|
|
Aug 23 09:56:29 PM UTC 24 |
Aug 23 09:56:33 PM UTC 24 |
1767047807 ps |
T1545 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/43.i2c_host_fifo_overflow.1328741282 |
|
|
Aug 23 09:54:12 PM UTC 24 |
Aug 23 09:56:33 PM UTC 24 |
3301920708 ps |
T1546 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_mode_toggle.30896055 |
|
|
Aug 23 09:56:34 PM UTC 24 |
Aug 23 09:56:37 PM UTC 24 |
189860996 ps |
T1547 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_bad_addr.1210664017 |
|
|
Aug 23 09:56:32 PM UTC 24 |
Aug 23 09:56:38 PM UTC 24 |
7152053088 ps |
T1548 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_fifo_watermarks_acq.3036602539 |
|
|
Aug 23 09:56:38 PM UTC 24 |
Aug 23 09:56:42 PM UTC 24 |
600804267 ps |
T1549 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_fifo_watermarks_tx.581791778 |
|
|
Aug 23 09:56:43 PM UTC 24 |
Aug 23 09:56:45 PM UTC 24 |
132030600 ps |
T1550 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_smbus_maxlen.2542729571 |
|
|
Aug 23 09:56:46 PM UTC 24 |
Aug 23 09:56:49 PM UTC 24 |
423280396 ps |
T1551 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_fifo_full.169431428 |
|
|
Aug 23 09:55:37 PM UTC 24 |
Aug 23 09:56:49 PM UTC 24 |
13043047016 ps |
T1552 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/42.i2c_host_fifo_watermark.3507680298 |
|
|
Aug 23 09:53:23 PM UTC 24 |
Aug 23 09:56:50 PM UTC 24 |
4293596212 ps |
T1553 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_tx_stretch_ctrl.1635946437 |
|
|
Aug 23 09:56:45 PM UTC 24 |
Aug 23 09:56:50 PM UTC 24 |
311146280 ps |
T1554 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_nack_txstretch.1765800292 |
|
|
Aug 23 09:56:50 PM UTC 24 |
Aug 23 09:56:52 PM UTC 24 |
263050453 ps |
T1555 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_alert_test.3751924186 |
|
|
Aug 23 09:56:51 PM UTC 24 |
Aug 23 09:56:53 PM UTC 24 |
43490082 ps |
T1556 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_nack_acqfull.1082617349 |
|
|
Aug 23 09:56:50 PM UTC 24 |
Aug 23 09:56:54 PM UTC 24 |
462282763 ps |
T1557 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_target_nack_acqfull_addr.2872076951 |
|
|
Aug 23 09:56:50 PM UTC 24 |
Aug 23 09:56:54 PM UTC 24 |
2339850025 ps |
T1558 |
/workspaces/repo/scratch/os_regression_2024_08_22/i2c-sim-vcs/coverage/default/44.i2c_host_may_nack.1414473224 |
|
|
Aug 23 09:56:37 PM UTC 24 |
Aug 23 09:56:55 PM UTC 24 |
1906774584 ps |