Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_ctrl.u_state_regs

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.62 100.00 98.11 100.00 100.00 100.00 u_ctrl


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_state_flop 100.00 100.00 100.00



Module Instance : tb.dut.u_ctrl.u_op_state.u_state_regs

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 100.00 100.00 u_op_state


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_state_flop 100.00 100.00 100.00



Module Instance : tb.dut.u_ctrl.u_data_en.u_state_regs

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
83.78 96.67 33.33 100.00 88.89 100.00 u_data_en


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_state_flop 100.00 100.00 100.00



Module Instance : tb.dut.u_kmac_if.u_state_regs

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.75 100.00 90.91 100.00 92.86 100.00 u_kmac_if


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_state_flop 100.00 100.00 100.00



Module Instance : tb.dut.u_sideload_ctrl.u_state_regs

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 100.00 100.00 u_sideload_ctrl


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_state_flop 100.00 100.00 100.00

Line Coverage for Module : prim_sparse_fsm_flop
Line No.TotalCoveredPercent
TOTAL66100.00
CONT_ASSIGN4011100.00
CONT_ASSIGN4311100.00
ROUTINE4744100.00

39 ); 40 1/1 assign state_o = StateEnumT'(state_raw); Tests: T1 T2 T3  41 42 `ifdef INC_ASSERT 43 1/1 assign unused_err_o = is_undefined_state(state_o); Tests: T1 T2 T3  44 45 function automatic logic is_undefined_state(StateEnumT sig); 46 // This is written with a vector in order to make it amenable to x-prop analysis. 47 1/1 logic is_defined = 1'b0; Tests: T1 T2 T3  48 1/1 for (int i = 0, StateEnumT t = t.first(); i < t.num(); i += 1, t = t.next()) begin Tests: T1 T2 T3  49 1/1 is_defined |= (sig === t); Tests: T1 T2 T3  50 end 51 1/1 return ~is_defined; Tests: T1 T2 T3 

Assert Coverage for Module : prim_sparse_fsm_flop
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AssertConnected_A 4375 4375 0 0


AssertConnected_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 4375 4375 0 0
T1 5 5 0 0
T2 5 5 0 0
T3 5 5 0 0
T4 5 5 0 0
T13 5 5 0 0
T14 5 5 0 0
T15 5 5 0 0
T16 5 5 0 0
T17 5 5 0 0
T18 5 5 0 0

Line Coverage for Instance : tb.dut.u_ctrl.u_state_regs
Line No.TotalCoveredPercent
TOTAL66100.00
CONT_ASSIGN4011100.00
CONT_ASSIGN4311100.00
ROUTINE4744100.00

39 ); 40 1/1 assign state_o = StateEnumT'(state_raw); Tests: T1 T2 T3  41 42 `ifdef INC_ASSERT 43 1/1 assign unused_err_o = is_undefined_state(state_o); Tests: T1 T2 T3  44 45 function automatic logic is_undefined_state(StateEnumT sig); 46 // This is written with a vector in order to make it amenable to x-prop analysis. 47 1/1 logic is_defined = 1'b0; Tests: T1 T2 T3  48 1/1 for (int i = 0, StateEnumT t = t.first(); i < t.num(); i += 1, t = t.next()) begin Tests: T1 T2 T3  49 1/1 is_defined |= (sig === t); Tests: T1 T2 T3  50 end 51 1/1 return ~is_defined; Tests: T1 T2 T3 

Assert Coverage for Instance : tb.dut.u_ctrl.u_state_regs
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AssertConnected_A 875 875 0 0


AssertConnected_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 875 875 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T13 1 1 0 0
T14 1 1 0 0
T15 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0

Line Coverage for Instance : tb.dut.u_ctrl.u_op_state.u_state_regs
Line No.TotalCoveredPercent
TOTAL66100.00
CONT_ASSIGN4011100.00
CONT_ASSIGN4311100.00
ROUTINE4744100.00

39 ); 40 1/1 assign state_o = StateEnumT'(state_raw); Tests: T1 T2 T3  41 42 `ifdef INC_ASSERT 43 1/1 assign unused_err_o = is_undefined_state(state_o); Tests: T1 T2 T3  44 45 function automatic logic is_undefined_state(StateEnumT sig); 46 // This is written with a vector in order to make it amenable to x-prop analysis. 47 1/1 logic is_defined = 1'b0; Tests: T1 T2 T3  48 1/1 for (int i = 0, StateEnumT t = t.first(); i < t.num(); i += 1, t = t.next()) begin Tests: T1 T2 T3  49 1/1 is_defined |= (sig === t); Tests: T1 T2 T3  50 end 51 1/1 return ~is_defined; Tests: T1 T2 T3 

Assert Coverage for Instance : tb.dut.u_ctrl.u_op_state.u_state_regs
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AssertConnected_A 875 875 0 0


AssertConnected_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 875 875 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T13 1 1 0 0
T14 1 1 0 0
T15 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0

Line Coverage for Instance : tb.dut.u_ctrl.u_data_en.u_state_regs
Line No.TotalCoveredPercent
TOTAL66100.00
CONT_ASSIGN4011100.00
CONT_ASSIGN4311100.00
ROUTINE4744100.00

39 ); 40 1/1 assign state_o = StateEnumT'(state_raw); Tests: T1 T2 T3  41 42 `ifdef INC_ASSERT 43 1/1 assign unused_err_o = is_undefined_state(state_o); Tests: T1 T2 T3  44 45 function automatic logic is_undefined_state(StateEnumT sig); 46 // This is written with a vector in order to make it amenable to x-prop analysis. 47 1/1 logic is_defined = 1'b0; Tests: T1 T2 T3  48 1/1 for (int i = 0, StateEnumT t = t.first(); i < t.num(); i += 1, t = t.next()) begin Tests: T1 T2 T3  49 1/1 is_defined |= (sig === t); Tests: T1 T2 T3  50 end 51 1/1 return ~is_defined; Tests: T1 T2 T3 

Assert Coverage for Instance : tb.dut.u_ctrl.u_data_en.u_state_regs
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AssertConnected_A 875 875 0 0


AssertConnected_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 875 875 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T13 1 1 0 0
T14 1 1 0 0
T15 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0

Line Coverage for Instance : tb.dut.u_kmac_if.u_state_regs
Line No.TotalCoveredPercent
TOTAL66100.00
CONT_ASSIGN4011100.00
CONT_ASSIGN4311100.00
ROUTINE4744100.00

39 ); 40 1/1 assign state_o = StateEnumT'(state_raw); Tests: T1 T2 T3  41 42 `ifdef INC_ASSERT 43 1/1 assign unused_err_o = is_undefined_state(state_o); Tests: T1 T2 T3  44 45 function automatic logic is_undefined_state(StateEnumT sig); 46 // This is written with a vector in order to make it amenable to x-prop analysis. 47 1/1 logic is_defined = 1'b0; Tests: T1 T2 T3  48 1/1 for (int i = 0, StateEnumT t = t.first(); i < t.num(); i += 1, t = t.next()) begin Tests: T1 T2 T3  49 1/1 is_defined |= (sig === t); Tests: T1 T2 T3  50 end 51 1/1 return ~is_defined; Tests: T1 T2 T3 

Assert Coverage for Instance : tb.dut.u_kmac_if.u_state_regs
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AssertConnected_A 875 875 0 0


AssertConnected_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 875 875 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T13 1 1 0 0
T14 1 1 0 0
T15 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0

Line Coverage for Instance : tb.dut.u_sideload_ctrl.u_state_regs
Line No.TotalCoveredPercent
TOTAL66100.00
CONT_ASSIGN4011100.00
CONT_ASSIGN4311100.00
ROUTINE4744100.00

39 ); 40 1/1 assign state_o = StateEnumT'(state_raw); Tests: T1 T2 T3  41 42 `ifdef INC_ASSERT 43 1/1 assign unused_err_o = is_undefined_state(state_o); Tests: T1 T2 T3  44 45 function automatic logic is_undefined_state(StateEnumT sig); 46 // This is written with a vector in order to make it amenable to x-prop analysis. 47 1/1 logic is_defined = 1'b0; Tests: T1 T2 T3  48 1/1 for (int i = 0, StateEnumT t = t.first(); i < t.num(); i += 1, t = t.next()) begin Tests: T1 T2 T3  49 1/1 is_defined |= (sig === t); Tests: T1 T2 T3  50 end 51 1/1 return ~is_defined; Tests: T1 T2 T3 

Assert Coverage for Instance : tb.dut.u_sideload_ctrl.u_state_regs
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AssertConnected_A 875 875 0 0


AssertConnected_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 875 875 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T13 1 1 0 0
T14 1 1 0 0
T15 1 1 0 0
T16 1 1 0 0
T17 1 1 0 0
T18 1 1 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%