Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : kmac_entropy
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00 0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.gen_entropy.u_entropy 0.00 0.00 0.00 0.00 0.00



Module Instance : tb.dut.gen_entropy.u_entropy

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00 0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
1.32 0.00 0.00 6.61 0.00 0.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_entropy_configured 0.00 0.00 0.00
u_hash_count 0.00 0.00
u_prim_trivium 0.00 0.00 0.00 0.00
u_state_regs 0.00 0.00 0.00

Line Coverage for Module : kmac_entropy
Line No.TotalCoveredPercent
TOTAL96800.00
ALWAYS241400.00
ALWAYS250400.00
ALWAYS259800.00
CONT_ASSIGN270100.00
ALWAYS273600.00
ALWAYS284800.00
CONT_ASSIGN295100.00
ALWAYS304300.00
CONT_ASSIGN308100.00
CONT_ASSIGN311100.00
CONT_ASSIGN314100.00
CONT_ASSIGN337100.00
ALWAYS340600.00
ALWAYS346400.00
CONT_ASSIGN353100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
ALWAYS391400.00
CONT_ASSIGN399100.00
CONT_ASSIGN404100.00
ALWAYS407300.00
CONT_ASSIGN417100.00
ALWAYS422300.00
CONT_ASSIGN432100.00
CONT_ASSIGN433100.00
ALWAYS437600.00
CONT_ASSIGN447100.00
CONT_ASSIGN465100.00
CONT_ASSIGN466100.00
ALWAYS468300.00
CONT_ASSIGN478100.00
ALWAYS487300.00
ALWAYS4928600.00
CONT_ASSIGN742100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
241 0 1
242 0 1
243 0 1
244 0 1
==> MISSING_ELSE
250 0 1
251 0 1
252 0 1
253 0 1
==> MISSING_ELSE
259 0 1
260 0 1
261 0 1
262 0 1
263 0 1
264 0 1
265 0 1
266 0 1
==> MISSING_ELSE
270 0 1
273 0 1
274 0 1
275 0 1
276 0 1
277 0 1
278 0 1
==> MISSING_ELSE
284 0 1
285 0 1
286 0 1
287 0 1
288 0 1
289 0 1
290 0 1
291 0 1
==> MISSING_ELSE
295 0 1
304 0 2
305 0 1
308 0 1
311 0 1
314 0 1
337 0 1
340 0 2
341 0 2
342 0 2
==> MISSING_ELSE
346 0 2
347 0 2
==> MISSING_ELSE
353 0 1
385 0 800
391 0 1
392 0 1
393 0 1
394 0 1
==> MISSING_ELSE
399 0 1
404 0 1
407 0 1
408 0 1
410 0 1
417 0 1
422 0 1
423 0 1
425 0 1
432 0 1
433 0 1
437 0 1
438 0 1
439 0 1
440 0 1
441 0 1
442 0 1
==> MISSING_ELSE
447 0 1
465 0 1
466 0 1
468 0 1
469 0 1
471 0 1
478 0 1
487 0 3
492 0 1
493 0 1
496 0 1
497 0 1
499 0 1
507 0 1
508 0 1
511 0 1
514 0 1
515 0 1
516 0 1
519 0 1
520 0 1
521 0 1
524 0 1
526 0 1
528 0 1
531 0 1
533 0 1
535 0 1
538 0 1
539 0 1
544 0 1
545 0 1
548 0 1
558 0 1
563 0 1
568 0 1
570 0 1
572 0 1
578 0 1
579 0 1
581 0 1
582 0 1
584 0 1
586 0 1
588 0 1
591 0 1
592 0 1
595 0 1
598 0 1
600 0 1
606 0 1
609 0 1
611 0 1
613 0 1
615 0 1
616 0 1
618 0 1
619 0 1
621 0 1
622 0 1
623 0 1
624 0 1
==> MISSING_ELSE
627 0 1
629 0 1
636 0 1
638 0 1
639 0 1
640 0 1
642 0 1
648 0 1
650 0 1
651 0 1
653 0 1
654 0 1
656 0 1
658 0 1
676 0 1
677 0 1
678 0 1
680 0 1
684 0 1
686 0 1
693 0 1
695 0 1
703 0 1
706 0 1
708 0 1
710 0 1
711 0 1
714 0 1
721 0 1
722 0 1
734 0 1
735 0 1
==> MISSING_ELSE
742 0 1


Cond Coverage for Module : kmac_entropy
TotalCoveredPercent
Conditions11500.00
Logical11500.00
Non-Logical00
Event00

 LINE       265
 EXPRESSION (timer_enable && timer_pulse && ((|timer_value)))
             ------1-----    -----2-----    --------3-------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110Not Covered
111Not Covered

 LINE       277
 EXPRESSION (timer_enable && (timer_value == '0))
             ------1-----    ---------2---------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       277
 SUB-EXPRESSION (timer_value == '0)
                ---------1---------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       288
 EXPRESSION (timer_enable && (prescaler_cnt == '0))
             ------1-----    ----------2----------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       288
 SUB-EXPRESSION (prescaler_cnt == '0)
                ----------1----------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       295
 EXPRESSION (timer_enable && (prescaler_cnt == '0))
             ------1-----    ----------2----------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       295
 SUB-EXPRESSION (prescaler_cnt == '0)
                ----------1----------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       311
 EXPRESSION (hash_cnt_clr_i || threshold_hit || entropy_refresh_req_i)
             -------1------    ------2------    ----------3----------
-1--2--3-StatusTests
000Not Covered
001Not Covered
010Not Covered
100Not Covered

 LINE       314
 EXPRESSION (hash_progress_q && ((!hash_progress_d)))
             -------1-------    ----------2---------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       337
 EXPRESSION (((|hash_threshold_i)) && (hash_threshold_i <= hash_cnt_o))
             ----------1----------    ----------------2---------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       353
 EXPRESSION ((mode_q == EntropyModeSw) ? seed_data_i : entropy_data_i)
             ------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       353
 SUB-EXPRESSION (mode_q == EntropyModeSw)
                ------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       364
 EXPRESSION (prng_en || msg_mask_en_i)
             ---1---    ------2------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       393
 EXPRESSION (data_update || msg_mask_en_i)
             -----1-----    ------2------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       404
 EXPRESSION (aux_update ? rand_data_q[(kmac_pkg::EntropyOutputW - 1)] : aux_rand_q)
             -----1----
-1-StatusTests
0Not Covered
1Not Covered

 LINE       417
 EXPRESSION (aux_update ? rand_data_q[(kmac_pkg::EntropyOutputW - 2)-:4] : ({1'b0, prng_en_rand_q[3:1]}))
             -----1----
-1-StatusTests
0Not Covered
1Not Covered

 LINE       465
 EXPRESSION (entropy_req | entropy_req_hold_q)
             -----1-----   ---------2--------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       466
 EXPRESSION ((entropy_req_hold_q | entropy_req) & ((~entropy_ack_i)))
             -----------------1----------------   ---------2--------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       466
 SUB-EXPRESSION (entropy_req_hold_q | entropy_req)
                 ---------1--------   -----2-----
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       572
 EXPRESSION ((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || ((!fast_process_i))))
             -----------------1----------------    -----------------------------2----------------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       572
 SUB-EXPRESSION (rand_update_i || rand_consumed_i)
                 ------1------    -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       572
 SUB-EXPRESSION ((fast_process_i && in_keyblock_i) || ((!fast_process_i)))
                 ----------------1----------------    ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       572
 SUB-EXPRESSION (fast_process_i && in_keyblock_i)
                 -------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       588
 EXPRESSION ((mode_q == EntropyModeEdn) && (entropy_refresh_req_i || threshold_hit_q))
             -------------1------------    ---------------------2--------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       588
 SUB-EXPRESSION (mode_q == EntropyModeEdn)
                -------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       588
 SUB-EXPRESSION (entropy_refresh_req_i || threshold_hit_q)
                 ----------1----------    -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       611
 EXPRESSION (timer_expired && non_zero_wait_timer_limit)
             ------1------    ------------2------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       615
 EXPRESSION (entropy_req_o && entropy_ack_i)
             ------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       621
 EXPRESSION ((fast_process_i && in_keyblock_i) || ((!fast_process_i)))
             ----------------1----------------    ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       621
 SUB-EXPRESSION (fast_process_i && in_keyblock_i)
                 -------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       629
 EXPRESSION ((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || ((!fast_process_i))))
             -----------------1----------------    -----------------------------2----------------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       629
 SUB-EXPRESSION (rand_update_i || rand_consumed_i)
                 ------1------    -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       629
 SUB-EXPRESSION ((fast_process_i && in_keyblock_i) || ((!fast_process_i)))
                 ----------------1----------------    ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       629
 SUB-EXPRESSION (fast_process_i && in_keyblock_i)
                 -------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       648
 EXPRESSION (seed_req & seed_update_i)
             ----1---   ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       706
 EXPRESSION ((rand_update_i | rand_consumed_i) & ((fast_process_i & in_keyblock_i) | ((~fast_process_i))))
             ----------------1----------------   ----------------------------2---------------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       706
 SUB-EXPRESSION (rand_update_i | rand_consumed_i)
                 ------1------   -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       706
 SUB-EXPRESSION ((fast_process_i & in_keyblock_i) | ((~fast_process_i)))
                 ----------------1---------------   ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       706
 SUB-EXPRESSION (fast_process_i & in_keyblock_i)
                 -------1------   ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       742
 EXPRESSION ((st != StRandReset) ? MuBi4True : MuBi4False)
             ---------1---------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       742
 SUB-EXPRESSION (st != StRandReset)
                ---------1---------
-1-StatusTests
0Not Covered
1Not Covered

FSM Coverage for Module : kmac_entropy
Summary for FSM :: st
TotalCoveredPercent
States 9 0 0.00 (Not included in score)
Transitions 20 0 0.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: st
statesLine No.CoveredTests
StRandEdn 545 Not Covered
StRandErr 684 Not Covered
StRandErrIncorrectMode 554 Not Covered
StRandErrWaitExpired 613 Not Covered
StRandGenerate 582 Not Covered
StRandReady 586 Not Covered
StRandReset 558 Not Covered
StSwSeedWait 539 Not Covered
StTerminalError 735 Not Covered


transitionsLine No.CoveredTests
StRandEdn->StRandErrWaitExpired 613 Not Covered
StRandEdn->StRandGenerate 619 Not Covered
StRandEdn->StTerminalError 735 Not Covered
StRandErr->StRandReset 711 Not Covered
StRandErr->StTerminalError 735 Not Covered
StRandErrIncorrectMode->StRandErr 693 Not Covered
StRandErrIncorrectMode->StTerminalError 735 Not Covered
StRandErrWaitExpired->StRandErr 684 Not Covered
StRandErrWaitExpired->StTerminalError 735 Not Covered
StRandGenerate->StRandReady 680 Not Covered
StRandGenerate->StTerminalError 735 Not Covered
StRandReady->StRandEdn 592 Not Covered
StRandReady->StRandGenerate 582 Not Covered
StRandReady->StTerminalError 735 Not Covered
StRandReset->StRandEdn 545 Not Covered
StRandReset->StRandErrIncorrectMode 554 Not Covered
StRandReset->StSwSeedWait 539 Not Covered
StRandReset->StTerminalError 735 Not Covered
StSwSeedWait->StRandGenerate 651 Not Covered
StSwSeedWait->StTerminalError 735 Not Covered



Branch Coverage for Module : kmac_entropy
Line No.TotalCoveredPercent
Branches 77 0 0.00
TERNARY 353 2 0 0.00
TERNARY 404 2 0 0.00
TERNARY 417 2 0 0.00
TERNARY 742 2 0 0.00
IF 241 3 0 0.00
IF 250 3 0 0.00
IF 259 5 0 0.00
IF 273 4 0 0.00
IF 284 5 0 0.00
IF 304 2 0 0.00
IF 340 4 0 0.00
IF 346 3 0 0.00
IF 391 3 0 0.00
IF 407 2 0 0.00
IF 422 2 0 0.00
IF 437 4 0 0.00
IF 468 2 0 0.00
IF 487 2 0 0.00
CASE 526 23 0 0.00
IF 734 2 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 353 ((mode_q == EntropyModeSw)) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 404 (aux_update) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 417 (aux_update) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 742 ((st != StRandReset)) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 241 if ((!rst_ni)) -2-: 243 if (timer_update)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 250 if ((!rst_ni)) -2-: 252 if (timer_update)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 259 if ((!rst_ni)) -2-: 261 if (timer_update) -3-: 263 if (timer_expired) -4-: 265 if (((timer_enable && timer_pulse) && (|timer_value)))

Branches:
-1--2--3--4-StatusTests
1 - - - Not Covered
0 1 - - Not Covered
0 0 1 - Not Covered
0 0 0 1 Not Covered
0 0 0 0 Not Covered


LineNo. Expression -1-: 273 if ((!rst_ni)) -2-: 275 if (timer_update) -3-: 277 if ((timer_enable && (timer_value == '0)))

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 284 if ((!rst_ni)) -2-: 286 if (timer_update) -3-: 288 if ((timer_enable && (prescaler_cnt == '0))) -4-: 290 if (timer_enable)

Branches:
-1--2--3--4-StatusTests
1 - - - Not Covered
0 1 - - Not Covered
0 0 1 - Not Covered
0 0 0 1 Not Covered
0 0 0 0 Not Covered


LineNo. Expression -1-: 304 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 340 if ((!rst_ni)) -2-: 341 if (threshold_hit_clr) -3-: 342 if (threshold_hit)

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 346 if ((!rst_ni)) -2-: 347 if (mode_latch)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 391 if ((!rst_ni)) -2-: 393 if ((data_update || msg_mask_en_i))

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 407 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 422 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 437 if ((!rst_ni)) -2-: 439 if (rand_valid_set) -3-: 441 if (rand_valid_clear)

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 468 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 487 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 526 case (st) -2-: 528 if (entropy_ready_i) -3-: 535 case (mode_i) -4-: 572 if (((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || (!fast_process_i)))) -5-: 581 if (rand_consumed_i) -6-: 588 if (((mode_q == EntropyModeEdn) && (entropy_refresh_req_i || threshold_hit_q))) -7-: 611 if ((timer_expired && non_zero_wait_timer_limit)) -8-: 615 if ((entropy_req_o && entropy_ack_i)) -9-: 618 if (seed_done) -10-: 621 if (((fast_process_i && in_keyblock_i) || (!fast_process_i))) -11-: 629 if (((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || (!fast_process_i)))) -12-: 650 if (seed_done) -13-: 710 if (err_processed_i)

Branches:
-1--2--3--4--5--6--7--8--9--10--11--12--13-StatusTests
StRandReset 1 EntropyModeSw - - - - - - - - - - Not Covered
StRandReset 1 EntropyModeEdn - - - - - - - - - - Not Covered
StRandReset 1 default - - - - - - - - - - Not Covered
StRandReset 0 - - - - - - - - - - - Not Covered
StRandReady - - 1 1 - - - - - - - - Not Covered
StRandReady - - 1 0 - - - - - - - - Not Covered
StRandReady - - 0 - 1 - - - - - - - Not Covered
StRandReady - - 0 - 0 - - - - - - - Not Covered
StRandEdn - - - - - 1 - - - - - - Not Covered
StRandEdn - - - - - 0 1 1 1 - - - Not Covered
StRandEdn - - - - - 0 1 1 0 - - - Not Covered
StRandEdn - - - - - 0 1 0 - - - - Not Covered
StRandEdn - - - - - 0 0 - - 1 - - Not Covered
StRandEdn - - - - - 0 0 - - 0 - - Not Covered
StSwSeedWait - - - - - - - - - - 1 - Not Covered
StSwSeedWait - - - - - - - - - - 0 - Not Covered
StRandGenerate - - - - - - - - - - - - Not Covered
StRandErrWaitExpired - - - - - - - - - - - - Not Covered
StRandErrIncorrectMode - - - - - - - - - - - - Not Covered
StRandErr - - - - - - - - - - - 1 Not Covered
StRandErr - - - - - - - - - - - 0 Not Covered
StTerminalError - - - - - - - - - - - - Not Covered
default - - - - - - - - - - - - Not Covered


LineNo. Expression -1-: 734 if (lc_ctrl_pkg::lc_tx_test_true_loose(lc_escalate_en_i))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered

Line Coverage for Instance : tb.dut.gen_entropy.u_entropy
Line No.TotalCoveredPercent
TOTAL96800.00
ALWAYS241400.00
ALWAYS250400.00
ALWAYS259800.00
CONT_ASSIGN270100.00
ALWAYS273600.00
ALWAYS284800.00
CONT_ASSIGN295100.00
ALWAYS304300.00
CONT_ASSIGN308100.00
CONT_ASSIGN311100.00
CONT_ASSIGN314100.00
CONT_ASSIGN337100.00
ALWAYS340600.00
ALWAYS346400.00
CONT_ASSIGN353100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
CONT_ASSIGN385100.00
ALWAYS391400.00
CONT_ASSIGN399100.00
CONT_ASSIGN404100.00
ALWAYS407300.00
CONT_ASSIGN417100.00
ALWAYS422300.00
CONT_ASSIGN432100.00
CONT_ASSIGN433100.00
ALWAYS437600.00
CONT_ASSIGN447100.00
CONT_ASSIGN465100.00
CONT_ASSIGN466100.00
ALWAYS468300.00
CONT_ASSIGN478100.00
ALWAYS487300.00
ALWAYS4928600.00
CONT_ASSIGN742100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
241 0 1
242 0 1
243 0 1
244 0 1
==> MISSING_ELSE
250 0 1
251 0 1
252 0 1
253 0 1
==> MISSING_ELSE
259 0 1
260 0 1
261 0 1
262 0 1
263 0 1
264 0 1
265 0 1
266 0 1
==> MISSING_ELSE
270 0 1
273 0 1
274 0 1
275 0 1
276 0 1
277 0 1
278 0 1
==> MISSING_ELSE
284 0 1
285 0 1
286 0 1
287 0 1
288 0 1
289 0 1
290 0 1
291 0 1
==> MISSING_ELSE
295 0 1
304 0 2
305 0 1
308 0 1
311 0 1
314 0 1
337 0 1
340 0 2
341 0 2
342 0 2
==> MISSING_ELSE
346 0 2
347 0 2
==> MISSING_ELSE
353 0 1
385 0 800
391 0 1
392 0 1
393 0 1
394 0 1
==> MISSING_ELSE
399 0 1
404 0 1
407 0 1
408 0 1
410 0 1
417 0 1
422 0 1
423 0 1
425 0 1
432 0 1
433 0 1
437 0 1
438 0 1
439 0 1
440 0 1
441 0 1
442 0 1
==> MISSING_ELSE
447 0 1
465 0 1
466 0 1
468 0 1
469 0 1
471 0 1
478 0 1
487 0 3
492 0 1
493 0 1
496 0 1
497 0 1
499 0 1
507 0 1
508 0 1
511 0 1
514 0 1
515 0 1
516 0 1
519 0 1
520 0 1
521 0 1
524 0 1
526 0 1
528 0 1
531 0 1
533 0 1
535 0 1
538 0 1
539 0 1
544 0 1
545 0 1
548 0 1
558 0 1
563 0 1
568 0 1
570 0 1
572 0 1
578 0 1
579 0 1
581 0 1
582 0 1
584 0 1
586 0 1
588 0 1
591 0 1
592 0 1
595 0 1
598 0 1
600 0 1
606 0 1
609 0 1
611 0 1
613 0 1
615 0 1
616 0 1
618 0 1
619 0 1
621 0 1
622 0 1
623 0 1
624 0 1
==> MISSING_ELSE
627 0 1
629 0 1
636 0 1
638 0 1
639 0 1
640 0 1
642 0 1
648 0 1
650 0 1
651 0 1
653 0 1
654 0 1
656 0 1
658 0 1
676 0 1
677 0 1
678 0 1
680 0 1
684 0 1
686 0 1
693 0 1
695 0 1
703 0 1
706 0 1
708 0 1
710 0 1
711 0 1
714 0 1
721 0 1
722 0 1
734 0 1
735 0 1
==> MISSING_ELSE
742 0 1


Cond Coverage for Instance : tb.dut.gen_entropy.u_entropy
TotalCoveredPercent
Conditions11500.00
Logical11500.00
Non-Logical00
Event00

 LINE       265
 EXPRESSION (timer_enable && timer_pulse && ((|timer_value)))
             ------1-----    -----2-----    --------3-------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110Not Covered
111Not Covered

 LINE       277
 EXPRESSION (timer_enable && (timer_value == '0))
             ------1-----    ---------2---------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       277
 SUB-EXPRESSION (timer_value == '0)
                ---------1---------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       288
 EXPRESSION (timer_enable && (prescaler_cnt == '0))
             ------1-----    ----------2----------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       288
 SUB-EXPRESSION (prescaler_cnt == '0)
                ----------1----------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       295
 EXPRESSION (timer_enable && (prescaler_cnt == '0))
             ------1-----    ----------2----------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       295
 SUB-EXPRESSION (prescaler_cnt == '0)
                ----------1----------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       311
 EXPRESSION (hash_cnt_clr_i || threshold_hit || entropy_refresh_req_i)
             -------1------    ------2------    ----------3----------
-1--2--3-StatusTests
000Not Covered
001Not Covered
010Not Covered
100Not Covered

 LINE       314
 EXPRESSION (hash_progress_q && ((!hash_progress_d)))
             -------1-------    ----------2---------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       337
 EXPRESSION (((|hash_threshold_i)) && (hash_threshold_i <= hash_cnt_o))
             ----------1----------    ----------------2---------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       353
 EXPRESSION ((mode_q == EntropyModeSw) ? seed_data_i : entropy_data_i)
             ------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       353
 SUB-EXPRESSION (mode_q == EntropyModeSw)
                ------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       364
 EXPRESSION (prng_en || msg_mask_en_i)
             ---1---    ------2------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       393
 EXPRESSION (data_update || msg_mask_en_i)
             -----1-----    ------2------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       404
 EXPRESSION (aux_update ? rand_data_q[(kmac_pkg::EntropyOutputW - 1)] : aux_rand_q)
             -----1----
-1-StatusTests
0Not Covered
1Not Covered

 LINE       417
 EXPRESSION (aux_update ? rand_data_q[(kmac_pkg::EntropyOutputW - 2)-:4] : ({1'b0, prng_en_rand_q[3:1]}))
             -----1----
-1-StatusTests
0Not Covered
1Not Covered

 LINE       465
 EXPRESSION (entropy_req | entropy_req_hold_q)
             -----1-----   ---------2--------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       466
 EXPRESSION ((entropy_req_hold_q | entropy_req) & ((~entropy_ack_i)))
             -----------------1----------------   ---------2--------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       466
 SUB-EXPRESSION (entropy_req_hold_q | entropy_req)
                 ---------1--------   -----2-----
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       572
 EXPRESSION ((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || ((!fast_process_i))))
             -----------------1----------------    -----------------------------2----------------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       572
 SUB-EXPRESSION (rand_update_i || rand_consumed_i)
                 ------1------    -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       572
 SUB-EXPRESSION ((fast_process_i && in_keyblock_i) || ((!fast_process_i)))
                 ----------------1----------------    ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       572
 SUB-EXPRESSION (fast_process_i && in_keyblock_i)
                 -------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       588
 EXPRESSION ((mode_q == EntropyModeEdn) && (entropy_refresh_req_i || threshold_hit_q))
             -------------1------------    ---------------------2--------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       588
 SUB-EXPRESSION (mode_q == EntropyModeEdn)
                -------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       588
 SUB-EXPRESSION (entropy_refresh_req_i || threshold_hit_q)
                 ----------1----------    -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       611
 EXPRESSION (timer_expired && non_zero_wait_timer_limit)
             ------1------    ------------2------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       615
 EXPRESSION (entropy_req_o && entropy_ack_i)
             ------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       621
 EXPRESSION ((fast_process_i && in_keyblock_i) || ((!fast_process_i)))
             ----------------1----------------    ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       621
 SUB-EXPRESSION (fast_process_i && in_keyblock_i)
                 -------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       629
 EXPRESSION ((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || ((!fast_process_i))))
             -----------------1----------------    -----------------------------2----------------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       629
 SUB-EXPRESSION (rand_update_i || rand_consumed_i)
                 ------1------    -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       629
 SUB-EXPRESSION ((fast_process_i && in_keyblock_i) || ((!fast_process_i)))
                 ----------------1----------------    ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       629
 SUB-EXPRESSION (fast_process_i && in_keyblock_i)
                 -------1------    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       648
 EXPRESSION (seed_req & seed_update_i)
             ----1---   ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       706
 EXPRESSION ((rand_update_i | rand_consumed_i) & ((fast_process_i & in_keyblock_i) | ((~fast_process_i))))
             ----------------1----------------   ----------------------------2---------------------------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       706
 SUB-EXPRESSION (rand_update_i | rand_consumed_i)
                 ------1------   -------2-------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       706
 SUB-EXPRESSION ((fast_process_i & in_keyblock_i) | ((~fast_process_i)))
                 ----------------1---------------   ---------2---------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       706
 SUB-EXPRESSION (fast_process_i & in_keyblock_i)
                 -------1------   ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       742
 EXPRESSION ((st != StRandReset) ? MuBi4True : MuBi4False)
             ---------1---------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       742
 SUB-EXPRESSION (st != StRandReset)
                ---------1---------
-1-StatusTests
0Not Covered
1Not Covered

FSM Coverage for Instance : tb.dut.gen_entropy.u_entropy
Summary for FSM :: st
TotalCoveredPercent
States 9 0 0.00 (Not included in score)
Transitions 16 0 0.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: st
statesLine No.CoveredTests
StRandEdn 545 Not Covered
StRandErr 684 Not Covered
StRandErrIncorrectMode 554 Not Covered
StRandErrWaitExpired 613 Not Covered
StRandGenerate 582 Not Covered
StRandReady 586 Not Covered
StRandReset 558 Not Covered
StSwSeedWait 539 Not Covered
StTerminalError 735 Not Covered


transitionsLine No.CoveredTestsExclude Annotation
StRandEdn->StRandErrWaitExpired 613 Not Covered
StRandEdn->StRandGenerate 619 Not Covered
StRandEdn->StTerminalError 735 Not Covered
StRandErr->StRandReset 711 Not Covered
StRandErr->StTerminalError 735 Excluded [LOW_RISK] The transition from any state to error_terminal state is fully verified in FPV.
StRandErrIncorrectMode->StRandErr 693 Not Covered
StRandErrIncorrectMode->StTerminalError 735 Excluded [LOW_RISK] The transition from any state to error_terminal state is fully verified in FPV.
StRandErrWaitExpired->StRandErr 684 Not Covered
StRandErrWaitExpired->StTerminalError 735 Excluded [LOW_RISK] The transition from any state to error_terminal state is fully verified in FPV.
StRandGenerate->StRandReady 680 Not Covered
StRandGenerate->StTerminalError 735 Not Covered
StRandReady->StRandEdn 592 Not Covered
StRandReady->StRandGenerate 582 Not Covered
StRandReady->StTerminalError 735 Not Covered
StRandReset->StRandEdn 545 Not Covered
StRandReset->StRandErrIncorrectMode 554 Not Covered
StRandReset->StSwSeedWait 539 Not Covered
StRandReset->StTerminalError 735 Not Covered
StSwSeedWait->StRandGenerate 651 Not Covered
StSwSeedWait->StTerminalError 735 Excluded [LOW_RISK] The transition from any state to error_terminal state is fully verified in FPV.



Branch Coverage for Instance : tb.dut.gen_entropy.u_entropy
Line No.TotalCoveredPercent
Branches 77 0 0.00
TERNARY 353 2 0 0.00
TERNARY 404 2 0 0.00
TERNARY 417 2 0 0.00
TERNARY 742 2 0 0.00
IF 241 3 0 0.00
IF 250 3 0 0.00
IF 259 5 0 0.00
IF 273 4 0 0.00
IF 284 5 0 0.00
IF 304 2 0 0.00
IF 340 4 0 0.00
IF 346 3 0 0.00
IF 391 3 0 0.00
IF 407 2 0 0.00
IF 422 2 0 0.00
IF 437 4 0 0.00
IF 468 2 0 0.00
IF 487 2 0 0.00
CASE 526 23 0 0.00
IF 734 2 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 353 ((mode_q == EntropyModeSw)) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 404 (aux_update) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 417 (aux_update) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 742 ((st != StRandReset)) ?

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 241 if ((!rst_ni)) -2-: 243 if (timer_update)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 250 if ((!rst_ni)) -2-: 252 if (timer_update)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 259 if ((!rst_ni)) -2-: 261 if (timer_update) -3-: 263 if (timer_expired) -4-: 265 if (((timer_enable && timer_pulse) && (|timer_value)))

Branches:
-1--2--3--4-StatusTests
1 - - - Not Covered
0 1 - - Not Covered
0 0 1 - Not Covered
0 0 0 1 Not Covered
0 0 0 0 Not Covered


LineNo. Expression -1-: 273 if ((!rst_ni)) -2-: 275 if (timer_update) -3-: 277 if ((timer_enable && (timer_value == '0)))

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 284 if ((!rst_ni)) -2-: 286 if (timer_update) -3-: 288 if ((timer_enable && (prescaler_cnt == '0))) -4-: 290 if (timer_enable)

Branches:
-1--2--3--4-StatusTests
1 - - - Not Covered
0 1 - - Not Covered
0 0 1 - Not Covered
0 0 0 1 Not Covered
0 0 0 0 Not Covered


LineNo. Expression -1-: 304 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 340 if ((!rst_ni)) -2-: 341 if (threshold_hit_clr) -3-: 342 if (threshold_hit)

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 346 if ((!rst_ni)) -2-: 347 if (mode_latch)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 391 if ((!rst_ni)) -2-: 393 if ((data_update || msg_mask_en_i))

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 407 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 422 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 437 if ((!rst_ni)) -2-: 439 if (rand_valid_set) -3-: 441 if (rand_valid_clear)

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 468 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 487 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 526 case (st) -2-: 528 if (entropy_ready_i) -3-: 535 case (mode_i) -4-: 572 if (((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || (!fast_process_i)))) -5-: 581 if (rand_consumed_i) -6-: 588 if (((mode_q == EntropyModeEdn) && (entropy_refresh_req_i || threshold_hit_q))) -7-: 611 if ((timer_expired && non_zero_wait_timer_limit)) -8-: 615 if ((entropy_req_o && entropy_ack_i)) -9-: 618 if (seed_done) -10-: 621 if (((fast_process_i && in_keyblock_i) || (!fast_process_i))) -11-: 629 if (((rand_update_i || rand_consumed_i) && ((fast_process_i && in_keyblock_i) || (!fast_process_i)))) -12-: 650 if (seed_done) -13-: 710 if (err_processed_i)

Branches:
-1--2--3--4--5--6--7--8--9--10--11--12--13-StatusTests
StRandReset 1 EntropyModeSw - - - - - - - - - - Not Covered
StRandReset 1 EntropyModeEdn - - - - - - - - - - Not Covered
StRandReset 1 default - - - - - - - - - - Not Covered
StRandReset 0 - - - - - - - - - - - Not Covered
StRandReady - - 1 1 - - - - - - - - Not Covered
StRandReady - - 1 0 - - - - - - - - Not Covered
StRandReady - - 0 - 1 - - - - - - - Not Covered
StRandReady - - 0 - 0 - - - - - - - Not Covered
StRandEdn - - - - - 1 - - - - - - Not Covered
StRandEdn - - - - - 0 1 1 1 - - - Not Covered
StRandEdn - - - - - 0 1 1 0 - - - Not Covered
StRandEdn - - - - - 0 1 0 - - - - Not Covered
StRandEdn - - - - - 0 0 - - 1 - - Not Covered
StRandEdn - - - - - 0 0 - - 0 - - Not Covered
StSwSeedWait - - - - - - - - - - 1 - Not Covered
StSwSeedWait - - - - - - - - - - 0 - Not Covered
StRandGenerate - - - - - - - - - - - - Not Covered
StRandErrWaitExpired - - - - - - - - - - - - Not Covered
StRandErrIncorrectMode - - - - - - - - - - - - Not Covered
StRandErr - - - - - - - - - - - 1 Not Covered
StRandErr - - - - - - - - - - - 0 Not Covered
StTerminalError - - - - - - - - - - - - Not Covered
default - - - - - - - - - - - - Not Covered


LineNo. Expression -1-: 734 if (lc_ctrl_pkg::lc_tx_test_true_loose(lc_escalate_en_i))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%