Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.18 93.73 96.75 95.89 92.77 97.54 96.37 93.21


Total tests in report: 1306
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
66.20 66.20 85.55 85.55 77.25 77.25 57.19 57.19 39.28 39.28 79.49 79.49 89.58 89.58 35.10 35.10 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.3538559676
72.63 6.42 88.23 2.68 85.34 8.09 67.25 10.06 46.51 7.23 86.28 6.79 90.38 0.81 44.39 9.29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.3015920803
75.98 3.36 88.54 0.31 86.39 1.05 75.14 7.89 52.77 6.27 86.90 0.63 90.38 0.00 51.75 7.36 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all.1942314000
79.00 3.02 90.63 2.08 88.14 1.75 77.26 2.13 61.69 8.92 89.74 2.84 90.45 0.07 55.11 3.36 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.4144260413
81.18 2.17 91.17 0.54 92.03 3.90 77.31 0.05 61.93 0.24 91.33 1.59 91.06 0.61 63.40 8.29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all_with_rand_reset.566943221
83.23 2.05 91.23 0.07 92.36 0.32 87.42 10.11 64.10 2.17 91.62 0.29 91.19 0.13 64.69 1.29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all.1489033038
84.66 1.43 91.74 0.51 93.41 1.05 88.10 0.68 67.23 3.13 92.54 0.91 91.19 0.00 68.41 3.72 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.1815550722
85.57 0.91 92.01 0.26 94.08 0.67 88.66 0.56 67.23 0.00 94.42 1.88 93.48 2.29 69.12 0.71 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_sec_cm.3707272426
86.46 0.89 92.02 0.02 94.48 0.40 90.63 1.98 67.23 0.00 94.70 0.29 93.48 0.00 72.69 3.57 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all.1564976279
87.24 0.78 92.17 0.15 94.66 0.17 90.71 0.08 71.57 4.34 94.99 0.29 93.68 0.20 72.91 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.2406332171
87.87 0.63 92.28 0.11 94.81 0.15 91.00 0.29 73.01 1.45 95.14 0.14 93.81 0.13 75.05 2.14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.3144845758
88.35 0.48 92.33 0.05 94.86 0.05 92.47 1.46 73.25 0.24 95.23 0.10 93.81 0.00 76.48 1.43 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.4121492482
88.77 0.42 92.45 0.11 95.30 0.45 92.71 0.25 74.94 1.69 95.62 0.39 93.88 0.07 76.48 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.2947753789
89.10 0.33 92.47 0.02 95.58 0.27 92.71 0.00 74.94 0.00 95.67 0.05 93.88 0.00 78.48 2.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.1355906363
89.43 0.33 92.47 0.00 95.60 0.02 92.75 0.04 75.18 0.24 95.67 0.00 93.88 0.00 80.49 2.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all_with_rand_reset.286686117
89.76 0.33 92.47 0.00 95.63 0.02 93.78 1.03 75.42 0.24 95.67 0.00 93.95 0.07 81.42 0.93 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.278647059
90.06 0.30 92.55 0.08 95.70 0.07 93.78 0.00 77.11 1.69 95.86 0.19 93.95 0.00 81.49 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_init_fail.2421349784
90.31 0.25 92.55 0.00 95.73 0.02 93.78 0.00 77.83 0.72 95.86 0.00 93.95 0.00 82.49 1.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.2825537154
90.56 0.25 92.55 0.00 95.73 0.00 93.80 0.02 77.83 0.00 95.86 0.00 94.01 0.07 84.13 1.64 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.337966424
90.79 0.23 92.65 0.10 95.75 0.02 93.83 0.03 78.55 0.72 95.96 0.10 94.15 0.13 84.63 0.50 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.1859467530
91.00 0.21 92.73 0.08 95.80 0.05 93.89 0.05 79.28 0.72 96.10 0.14 94.15 0.00 85.06 0.43 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_check_fail.83205373
91.20 0.20 92.81 0.08 95.85 0.05 93.89 0.00 79.76 0.48 96.15 0.05 94.89 0.74 85.06 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_stress_all_with_rand_reset.1496672894
91.38 0.18 92.81 0.00 95.85 0.00 94.30 0.41 79.76 0.00 96.20 0.05 94.89 0.00 85.85 0.79 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.4065260114
91.55 0.17 92.86 0.05 95.88 0.02 94.30 0.00 80.72 0.96 96.29 0.10 94.89 0.00 85.92 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_init_fail.360582637
91.72 0.17 92.93 0.07 95.90 0.02 94.31 0.01 81.45 0.72 96.39 0.10 94.89 0.00 86.20 0.29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.2036787147
91.89 0.17 92.97 0.05 95.93 0.02 94.32 0.01 82.41 0.96 96.44 0.05 94.89 0.00 86.28 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_init_fail.1109154304
92.04 0.15 92.97 0.00 95.93 0.00 94.32 0.00 82.41 0.00 96.44 0.00 95.97 1.08 86.28 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.573896605
92.20 0.15 92.97 0.00 95.93 0.00 94.49 0.16 82.89 0.48 96.44 0.00 95.97 0.00 86.70 0.43 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all_with_rand_reset.2310068679
92.34 0.14 93.04 0.07 96.00 0.07 94.49 0.00 83.61 0.72 96.58 0.14 95.97 0.00 86.70 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.4035334387
92.48 0.14 93.09 0.05 96.05 0.05 94.51 0.03 84.10 0.48 96.68 0.10 96.10 0.13 86.85 0.14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_init_fail.810438820
92.61 0.13 93.14 0.05 96.08 0.02 94.51 0.00 84.82 0.72 96.73 0.05 96.10 0.00 86.92 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_init_fail.1706295772
92.74 0.13 93.14 0.00 96.08 0.00 94.55 0.04 85.30 0.48 96.73 0.00 96.10 0.00 87.28 0.36 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all.1807758960
92.85 0.11 93.19 0.05 96.10 0.02 94.67 0.12 85.78 0.48 96.77 0.05 96.10 0.00 87.35 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.4143457125
92.96 0.10 93.19 0.00 96.10 0.00 94.83 0.16 85.78 0.00 96.77 0.00 96.10 0.00 87.92 0.57 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all.1672751571
93.05 0.10 93.24 0.05 96.13 0.02 94.83 0.00 86.27 0.48 96.82 0.05 96.10 0.00 87.99 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_init_fail.387211076
93.15 0.10 93.29 0.05 96.15 0.02 94.83 0.00 86.75 0.48 96.87 0.05 96.10 0.00 88.06 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_init_fail.2815522580
93.25 0.10 93.35 0.07 96.18 0.02 94.83 0.00 87.23 0.48 96.97 0.10 96.10 0.00 88.06 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_init_fail.667015342
93.34 0.09 93.35 0.00 96.18 0.00 94.83 0.01 87.71 0.48 96.97 0.00 96.10 0.00 88.21 0.14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all.1867854148
93.42 0.09 93.35 0.00 96.18 0.00 94.83 0.00 87.95 0.24 96.97 0.00 96.10 0.00 88.56 0.36 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all.2260884388
93.50 0.08 93.38 0.03 96.18 0.00 94.83 0.00 88.43 0.48 97.01 0.05 96.10 0.00 88.56 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.1334347103
93.58 0.08 93.43 0.05 96.18 0.00 94.83 0.00 88.67 0.24 97.06 0.05 96.10 0.00 88.78 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_check_fail.4747084
93.66 0.08 93.43 0.00 96.18 0.00 94.86 0.02 88.92 0.24 97.06 0.00 96.10 0.00 89.06 0.29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.1777584805
93.74 0.08 93.43 0.00 96.45 0.27 94.92 0.06 88.92 0.00 97.06 0.00 96.10 0.00 89.28 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.3928698308
93.81 0.08 93.43 0.00 96.45 0.00 94.92 0.00 89.16 0.24 97.06 0.00 96.10 0.00 89.56 0.29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_stress_all_with_rand_reset.1644382659
93.88 0.07 93.43 0.00 96.45 0.00 94.97 0.06 89.16 0.00 97.06 0.00 96.10 0.00 89.99 0.43 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.282881673
93.95 0.07 93.43 0.00 96.45 0.00 94.97 0.00 89.64 0.48 97.06 0.00 96.10 0.00 89.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.4175739212
94.02 0.07 93.43 0.00 96.45 0.00 94.97 0.00 89.88 0.24 97.06 0.00 96.10 0.00 90.21 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_stress_all.3272338131
94.08 0.06 93.50 0.07 96.50 0.05 94.97 0.00 90.12 0.24 97.16 0.10 96.10 0.00 90.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/246.otp_ctrl_init_fail.3379318660
94.14 0.06 93.50 0.00 96.50 0.00 94.97 0.00 90.12 0.00 97.16 0.00 96.10 0.00 90.64 0.43 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.1510383079
94.20 0.06 93.53 0.03 96.50 0.00 94.97 0.00 90.36 0.24 97.21 0.05 96.10 0.00 90.71 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_init_fail.1663431347
94.25 0.05 93.53 0.00 96.50 0.00 95.17 0.20 90.36 0.00 97.21 0.00 96.10 0.00 90.85 0.14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.4028583075
94.29 0.05 93.57 0.03 96.50 0.00 95.17 0.00 90.60 0.24 97.26 0.05 96.10 0.00 90.85 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.972269761
94.34 0.05 93.57 0.00 96.50 0.00 95.28 0.10 90.60 0.00 97.26 0.00 96.10 0.00 91.07 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.414825300
94.38 0.04 93.57 0.00 96.50 0.00 95.28 0.00 90.84 0.24 97.26 0.00 96.10 0.00 91.14 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_esc.3846448559
94.42 0.04 93.57 0.00 96.50 0.00 95.36 0.08 90.84 0.00 97.26 0.00 96.10 0.00 91.35 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.2484228152
94.47 0.04 93.57 0.00 96.50 0.00 95.36 0.00 90.84 0.00 97.26 0.00 96.10 0.00 91.64 0.29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.1116537268
94.50 0.04 93.58 0.02 96.53 0.02 95.39 0.04 90.84 0.00 97.30 0.05 96.10 0.00 91.78 0.14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.3941647115
94.54 0.04 93.58 0.00 96.53 0.00 95.41 0.02 91.08 0.24 97.30 0.00 96.10 0.00 91.78 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_init_fail.220871792
94.58 0.04 93.58 0.00 96.53 0.00 95.45 0.04 91.08 0.00 97.30 0.00 96.10 0.00 91.99 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.33260507
94.61 0.03 93.58 0.00 96.53 0.00 95.45 0.00 91.33 0.24 97.30 0.00 96.10 0.00 91.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_parallel_lc_esc.4069942388
94.65 0.03 93.58 0.00 96.53 0.00 95.45 0.00 91.57 0.24 97.30 0.00 96.10 0.00 91.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_init_fail.2178402196
94.68 0.03 93.58 0.00 96.53 0.00 95.45 0.00 91.81 0.24 97.30 0.00 96.10 0.00 91.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_esc.3123110783
94.72 0.03 93.58 0.00 96.53 0.00 95.45 0.00 92.05 0.24 97.30 0.00 96.10 0.00 91.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_esc.922622695
94.75 0.03 93.58 0.00 96.53 0.00 95.45 0.00 92.29 0.24 97.30 0.00 96.10 0.00 91.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_check_fail.2129139400
94.78 0.03 93.58 0.00 96.53 0.00 95.45 0.00 92.53 0.24 97.30 0.00 96.10 0.00 91.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_parallel_lc_esc.1358355782
94.82 0.03 93.58 0.00 96.53 0.00 95.45 0.00 92.77 0.24 97.30 0.00 96.10 0.00 91.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_parallel_lc_esc.2459104796
94.85 0.03 93.58 0.00 96.53 0.00 95.46 0.01 92.77 0.00 97.30 0.00 96.10 0.00 92.21 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all.3788684784
94.88 0.03 93.58 0.00 96.53 0.00 95.46 0.00 92.77 0.00 97.30 0.00 96.10 0.00 92.42 0.21 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all.2078034040
94.91 0.03 93.58 0.00 96.53 0.00 95.46 0.00 92.77 0.00 97.30 0.00 96.23 0.13 92.49 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_rw.510652883
94.93 0.02 93.58 0.00 96.53 0.00 95.46 0.00 92.77 0.00 97.30 0.00 96.23 0.00 92.64 0.14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.2539470019
94.95 0.02 93.58 0.00 96.53 0.00 95.46 0.00 92.77 0.00 97.30 0.00 96.23 0.00 92.78 0.14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.4228397015
94.97 0.02 93.58 0.00 96.53 0.00 95.46 0.00 92.77 0.00 97.30 0.00 96.37 0.13 92.78 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all_with_rand_reset.1765016292
94.99 0.02 93.58 0.00 96.53 0.00 95.58 0.12 92.77 0.00 97.30 0.00 96.37 0.00 92.78 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/274.otp_ctrl_init_fail.1846574187
95.00 0.02 93.58 0.00 96.53 0.00 95.62 0.04 92.77 0.00 97.30 0.00 96.37 0.00 92.85 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.993287640
95.02 0.02 93.58 0.00 96.53 0.00 95.65 0.03 92.77 0.00 97.30 0.00 96.37 0.00 92.92 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.2186070733
95.03 0.01 93.63 0.05 96.53 0.00 95.66 0.01 92.77 0.00 97.35 0.05 96.37 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.2677161391
95.05 0.01 93.63 0.00 96.55 0.02 95.66 0.00 92.77 0.00 97.35 0.00 96.37 0.00 92.99 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all_with_rand_reset.3068634336
95.06 0.01 93.63 0.00 96.58 0.02 95.66 0.00 92.77 0.00 97.35 0.00 96.37 0.00 93.07 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_stress_all_with_rand_reset.2142286333
95.07 0.01 93.63 0.00 96.63 0.05 95.70 0.04 92.77 0.00 97.35 0.00 96.37 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.1429254593
95.08 0.01 93.66 0.03 96.63 0.00 95.70 0.00 92.77 0.00 97.40 0.05 96.37 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_init_fail.2826747471
95.10 0.01 93.70 0.03 96.63 0.00 95.70 0.00 92.77 0.00 97.45 0.05 96.37 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.187873673
95.11 0.01 93.73 0.03 96.63 0.00 95.70 0.00 92.77 0.00 97.50 0.05 96.37 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_init_fail.3854154747
95.12 0.01 93.73 0.00 96.63 0.00 95.70 0.00 92.77 0.00 97.50 0.00 96.37 0.00 93.14 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.2414121287
95.13 0.01 93.73 0.00 96.63 0.00 95.70 0.00 92.77 0.00 97.50 0.00 96.37 0.00 93.21 0.07 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_stress_all_with_rand_reset.1535753603
95.14 0.01 93.73 0.00 96.63 0.00 95.76 0.07 92.77 0.00 97.50 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_init_fail.1161653138
95.15 0.01 93.73 0.00 96.68 0.05 95.76 0.00 92.77 0.00 97.50 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all.1474243873
95.15 0.01 93.73 0.00 96.68 0.00 95.76 0.00 92.77 0.00 97.54 0.05 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.3844973140
95.16 0.01 93.73 0.00 96.68 0.00 95.79 0.03 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.3033213593
95.16 0.01 93.73 0.00 96.68 0.00 95.82 0.03 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.1865783520
95.16 0.01 93.73 0.00 96.70 0.02 95.82 0.00 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.1772993930
95.17 0.01 93.73 0.00 96.73 0.02 95.82 0.00 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.4290302981
95.17 0.01 93.73 0.00 96.75 0.02 95.82 0.00 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_sec_cm.397340565
95.17 0.01 93.73 0.00 96.75 0.00 95.84 0.02 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_init_fail.454002173
95.18 0.01 93.73 0.00 96.75 0.00 95.85 0.01 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.114190687
95.18 0.01 93.73 0.00 96.75 0.00 95.87 0.01 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_init_fail.3425883555
95.18 0.01 93.73 0.00 96.75 0.00 95.88 0.01 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/203.otp_ctrl_init_fail.1912146382
95.18 0.01 93.73 0.00 96.75 0.00 95.89 0.01 92.77 0.00 97.54 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/278.otp_ctrl_init_fail.3629159337


Tests that do not contribute to grading

Name
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.2539077703
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.2927034168
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.4275877890
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_rw.3248586862
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_intr_test.2107267748
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.441326190
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_walk.3221533546
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.667676467
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_errors.785640247
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.2808561491
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.318565672
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.2802550840
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.2468864924
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_intr_test.3255268140
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.1804896449
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_walk.1029355284
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.2759891521
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_errors.1586582459
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.422999012
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.3433107344
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_rw.3588727893
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_intr_test.1347033167
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.4165698562
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_errors.725152726
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.2148974315
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_rw.2507577672
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_intr_test.3332168239
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.4104270739
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_errors.1734746423
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.3049519848
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_rw.4015488735
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_intr_test.3093553876
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.3394948520
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_errors.921365526
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.2010846365
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.4084563790
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_rw.4113467169
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_intr_test.2193709573
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.3614251174
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_errors.3786438999
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.3044695965
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_rw.2687496399
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_intr_test.2444180574
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.82765303
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_errors.1080961709
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.2128554947
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.2755929385
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_rw.2400729709
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_intr_test.2535824178
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.1575049002
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_errors.123802178
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.2085969127
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.1489607251
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_rw.1661690763
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_intr_test.2463230000
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.3695016998
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_errors.4179989798
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.2606367747
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.2613635523
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_rw.3948958485
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_intr_test.1088709754
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.132671483
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_errors.836687558
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.1687237427
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_rw.3467595936
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_intr_test.3556206277
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.932341835
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_errors.1664211875
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.1474350424
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.478649915
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_rw.2323138797
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_intr_test.34238326
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.1257017496
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_errors.1050227737
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.284513587
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.1532009739
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.455721515
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.3771705354
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.953464313
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_rw.212490582
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_intr_test.4195473800
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.4211376547
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_walk.3266593561
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.3866526789
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_errors.4102312313
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/20.otp_ctrl_intr_test.1472265133
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/21.otp_ctrl_intr_test.694021905
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/22.otp_ctrl_intr_test.1253519855
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/23.otp_ctrl_intr_test.791951607
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/24.otp_ctrl_intr_test.1520690867
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/25.otp_ctrl_intr_test.2969603260
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/26.otp_ctrl_intr_test.1590985025
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/27.otp_ctrl_intr_test.40055780
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/28.otp_ctrl_intr_test.2655214840
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/29.otp_ctrl_intr_test.1890470933
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.1448381721
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.54129051
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.2431584716
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.2169353772
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_rw.4006792975
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_intr_test.559065078
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.1961234712
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_walk.795924444
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.2820723584
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_errors.1325664206
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.388575728
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/30.otp_ctrl_intr_test.2857445158
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/31.otp_ctrl_intr_test.3142857845
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/32.otp_ctrl_intr_test.3415846494
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/33.otp_ctrl_intr_test.1911283765
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/34.otp_ctrl_intr_test.4191298610
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/35.otp_ctrl_intr_test.3401273300
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/36.otp_ctrl_intr_test.4067847784
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/37.otp_ctrl_intr_test.3991202311
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/38.otp_ctrl_intr_test.2127979095
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/39.otp_ctrl_intr_test.4160145616
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.1533185884
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.1378775661
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.1478258939
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.3051116068
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_rw.3468724685
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_intr_test.3580961752
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.4156743815
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_walk.3561110017
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.2400237111
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_errors.2005166059
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.1494979745
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/40.otp_ctrl_intr_test.1298479123
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/41.otp_ctrl_intr_test.1436098780
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/42.otp_ctrl_intr_test.4182810096
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/43.otp_ctrl_intr_test.3619720645
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/44.otp_ctrl_intr_test.188150039
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/45.otp_ctrl_intr_test.3532450851
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/46.otp_ctrl_intr_test.3128723213
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/47.otp_ctrl_intr_test.85156059
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/48.otp_ctrl_intr_test.3822845707
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/49.otp_ctrl_intr_test.3213182026
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.2537453676
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_rw.1824344516
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_intr_test.3290275443
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.379344577
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_errors.2153466406
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.2120579569
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.3463073057
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2645420129
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_intr_test.785080981
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.1101788950
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_errors.3528525964
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.4129957652
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.1657684133
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_rw.380492576
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_intr_test.3619902258
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.2640558452
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_errors.1301219048
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.3243630590
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.510177563
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_rw.2095094421
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_intr_test.1116266932
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.2311645317
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_errors.4071018289
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.3502539841
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.3445778702
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_rw.3208351622
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_intr_test.198435372
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.3626011132
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_errors.3518615874
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.3022241457
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.273801510
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.3816182541
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.4252805176
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.1434909799
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.709246359
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.1987598810
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.980383080
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.3518605830
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.2724501740
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.1974930044
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.2019465028
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.763616579
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.1752049769
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.1303576068
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.1956251988
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.150686909
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.1302089483
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.3090596931
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.2747514373
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.4079885028
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.434295341
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.3658465992
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.2323570892
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.2398457465
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.2899026669
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.318130293
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.1291141404
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.897728204
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.3584418751
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.1309836137
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.1113540843
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all_with_rand_reset.2104709169
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.4055940250
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_parallel_lc_esc.3435067041
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_init_fail.3219296539
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_parallel_lc_esc.738562370
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_init_fail.1056978328
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_parallel_lc_esc.835513445
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_init_fail.1614875013
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_parallel_lc_esc.3674694152
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_init_fail.3005595139
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_parallel_lc_esc.1398536290
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_parallel_lc_esc.1087980422
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_init_fail.2518019225
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_parallel_lc_esc.2292129621
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_init_fail.4208949484
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_parallel_lc_esc.942973852
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_init_fail.3822087892
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_parallel_lc_esc.3220472322
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.1300923374
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.639766938
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.3194128318
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.3373892867
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.2511418301
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.2666402431
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.2629937134
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.3688190921
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.3222457777
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.2303374349
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all_with_rand_reset.999294892
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1963773752
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_init_fail.3057089373
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_parallel_lc_esc.4104699086
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_init_fail.3344241148
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_parallel_lc_esc.1476490117
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_parallel_lc_esc.1060711417
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_parallel_lc_esc.1342443924
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_init_fail.882641719
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_parallel_lc_esc.1201447748
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_init_fail.4087976107
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_parallel_lc_esc.3247577742
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_init_fail.3459035670
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_parallel_lc_esc.2302453059
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_init_fail.2271334422
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_parallel_lc_esc.2536042625
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_init_fail.1084039853
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_parallel_lc_esc.2417529673
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_init_fail.4208361424
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_parallel_lc_esc.780978222
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.327440381
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.2904979900
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.788671741
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.2761154842
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.2293887738
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.3937169518
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.228579296
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.2227382125
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all.1071753830
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.473062009
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_init_fail.237846151
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_parallel_lc_esc.3106275478
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_init_fail.2017295590
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_parallel_lc_esc.1598362884
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_init_fail.633787775
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_parallel_lc_esc.3993814097
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_init_fail.2237528717
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_parallel_lc_esc.2286812565
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_init_fail.670783011
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_parallel_lc_esc.2651916772
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_parallel_lc_esc.730143765
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_init_fail.1340644152
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_parallel_lc_esc.189638536
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_init_fail.3581193508
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_parallel_lc_esc.3850382045
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_init_fail.3261941210
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_parallel_lc_esc.4112214940
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_init_fail.1424760753
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_parallel_lc_esc.896467168
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.1318186103
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.3007446094
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.2437342957
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.1394978243
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.2082963943
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.2497919826
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.783153512
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.707033462
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.1701388925
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all.230079440
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.3913258857
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_init_fail.1521046140
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_parallel_lc_esc.4105981199
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_init_fail.1814223657
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_parallel_lc_esc.4102297052
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_init_fail.3350954429
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_parallel_lc_esc.138930679
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_parallel_lc_esc.751545914
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_init_fail.1041191952
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_parallel_lc_esc.3527903346
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_init_fail.468968817
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_parallel_lc_esc.678867457
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_parallel_lc_esc.1629315460
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_init_fail.262692759
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_parallel_lc_esc.575156713
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_parallel_lc_esc.4292941868
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_init_fail.1291227589
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_parallel_lc_esc.3694358531
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.4103888994
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.1386331427
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.777622906
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.3651847211
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.820099224
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.1416360082
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.4227291843
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.2128880761
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.563777436
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.1668746760
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all_with_rand_reset.3466234154
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.331446714
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_init_fail.2256450575
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_parallel_lc_esc.3789463975
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_init_fail.1263810886
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_parallel_lc_esc.3934317886
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_init_fail.3976831635
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_parallel_lc_esc.1961777516
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_init_fail.1395952660
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_parallel_lc_esc.1041799456
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_init_fail.3028611544
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_parallel_lc_esc.4278006876
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_init_fail.3511879610
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_parallel_lc_esc.2934056198
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_init_fail.440899702
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_parallel_lc_esc.2392829825
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_init_fail.665562103
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_parallel_lc_esc.2645901698
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_init_fail.4033415886
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_parallel_lc_esc.1120104572
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_init_fail.1770042073
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_parallel_lc_esc.1648077129
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.3486654459
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.242840953
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.3134595648
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.1693666492
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1987794479
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.2130743602
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.741548727
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.2983977530
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.456873497
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.3376126295
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all.823301405
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.2273468964
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_init_fail.1853751096
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_parallel_lc_esc.2872303900
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_init_fail.1729610853
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_parallel_lc_esc.282530064
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_init_fail.3258588142
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_parallel_lc_esc.2352648447
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_parallel_lc_esc.2900168904
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_init_fail.4017800285
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_parallel_lc_esc.2268828904
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_init_fail.558841869
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_parallel_lc_esc.1040488855
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_init_fail.2933388933
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_parallel_lc_esc.4267842492
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_init_fail.3295425503
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_parallel_lc_esc.2370138989
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_init_fail.3980689675
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_parallel_lc_esc.3816347801
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_init_fail.1643049728
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_parallel_lc_esc.3428472082
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.1997127218
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.4066029618
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.1921154605
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.1710704004
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.2610659756
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.2497407037
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.3345203681
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.547291771
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.1745534730
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.4203770764
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.3064281643
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all.181858971
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all_with_rand_reset.1858470295
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.2847723868
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_init_fail.2461437394
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_parallel_lc_esc.1227926137
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_init_fail.3969227465
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_parallel_lc_esc.414275927
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_init_fail.4199059108
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_parallel_lc_esc.4276612538
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_init_fail.1700938934
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_parallel_lc_esc.4041729995
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_init_fail.4290882569
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_parallel_lc_esc.1903561586
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_init_fail.2836109627
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_parallel_lc_esc.4068878566
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_init_fail.1236154311
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_parallel_lc_esc.3141207593
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_init_fail.1861202280
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_parallel_lc_esc.2199007115
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_init_fail.4060693328
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_parallel_lc_esc.3767919550
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_init_fail.1338009777
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_parallel_lc_esc.2628294825
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.409376120
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.1308689385
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_errs.796266774
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_lock.1107884403
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.3178990238
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_macro_errs.2754453548
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.3898866915
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.991305789
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.3202431885
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.2013057056
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.2396248489
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.1846144845
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_init_fail.2232028107
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_parallel_lc_esc.2541214568
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_init_fail.3183396277
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_parallel_lc_esc.3105792862
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_init_fail.1814678466
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_parallel_lc_esc.4250511334
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_init_fail.2552631821
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_parallel_lc_esc.752409654
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_init_fail.2209376812
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_parallel_lc_esc.1477469600
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_init_fail.122080966
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_parallel_lc_esc.316915029
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_init_fail.2417435919
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_parallel_lc_esc.1398307120
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_parallel_lc_esc.885109433
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_init_fail.2010015329
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_parallel_lc_esc.3223479011
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_init_fail.2429102618
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_parallel_lc_esc.4040636231
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.783578704
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_check_fail.1881744928
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_errs.2289034348
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.1483742603
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.1836322534
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.2069285560
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_key_req.3813966568
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.1156700643
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.1399803285
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.3093530186
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.1729184794
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_test_access.1582710528
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_init_fail.3321262078
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_parallel_lc_esc.729644107
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_init_fail.1351727979
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_parallel_lc_esc.3601676460
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_init_fail.3453389079
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_parallel_lc_esc.1725633365
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_init_fail.2866021273
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_parallel_lc_esc.3298290714
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_init_fail.906300200
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_parallel_lc_esc.3697015002
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_init_fail.1754547933
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_parallel_lc_esc.2650915972
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_init_fail.2401344713
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_parallel_lc_esc.557040771
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_init_fail.3461004412
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_parallel_lc_esc.1176980373
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_init_fail.174620712
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_parallel_lc_esc.1392700689
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_parallel_lc_esc.3982706683
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.284141363
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_check_fail.3551239988
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_errs.3146893434
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.1747153489
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.3589459541
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_macro_errs.1843763853
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_key_req.3603301975
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_esc.3358579105
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_req.3758162561
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_regwen.811979389
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.3444615070
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all.2157020591
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_test_access.2304827352
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_init_fail.390462813
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_parallel_lc_esc.944706699
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_init_fail.3016575235
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_parallel_lc_esc.2445786902
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_init_fail.3203677074
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_parallel_lc_esc.1475961332
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_init_fail.349267584
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_parallel_lc_esc.3222508912
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_parallel_lc_esc.2554396324
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_init_fail.3648223638
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_parallel_lc_esc.4065636283
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_init_fail.636752777
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_parallel_lc_esc.1289416040
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_init_fail.47312938
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_parallel_lc_esc.4235019589
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_init_fail.3735789811
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_parallel_lc_esc.4202019188
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_init_fail.3280146685
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_parallel_lc_esc.534931670
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.1132027807
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.3539451757
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.3304150699
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.54087275
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.2048701539
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.4089335808
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.982340033
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.357999119
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_sec_cm.75969490
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.2941012314
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.2924059909
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.3322646388
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_alert_test.1785530831
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_check_fail.442374796
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_errs.4217378939
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_lock.1119719668
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_init_fail.3616667823
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_macro_errs.3025956470
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_key_req.4264585359
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_esc.2231863543
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_req.3499458437
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_regwen.1700549401
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_smoke.3912421679
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all.3037072536
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all_with_rand_reset.3601552007
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_test_access.2807802027
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/200.otp_ctrl_init_fail.1572200791
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/201.otp_ctrl_init_fail.4124896583
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/202.otp_ctrl_init_fail.2339634604
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/204.otp_ctrl_init_fail.651300366
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/205.otp_ctrl_init_fail.3280153462
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/206.otp_ctrl_init_fail.3345127646
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/207.otp_ctrl_init_fail.4051701039
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/208.otp_ctrl_init_fail.630807734
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/209.otp_ctrl_init_fail.195772576
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_alert_test.779512076
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_check_fail.4139067269
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_errs.4168242219
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_lock.4121941922
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_init_fail.137557670
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_macro_errs.2190806419
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_key_req.2836433183
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_req.979850019
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_regwen.277460443
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_smoke.3369087675
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all.1432024472
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_test_access.152646944
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/210.otp_ctrl_init_fail.1321673924
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/211.otp_ctrl_init_fail.3247503055
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/212.otp_ctrl_init_fail.1075278968
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/213.otp_ctrl_init_fail.376854833
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/214.otp_ctrl_init_fail.3007567678
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/215.otp_ctrl_init_fail.124137144
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/216.otp_ctrl_init_fail.4001426733
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/217.otp_ctrl_init_fail.787128261
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/218.otp_ctrl_init_fail.3691641815
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/219.otp_ctrl_init_fail.2242202737
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_alert_test.2182755452
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_check_fail.2403110582
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_errs.1033440139
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_lock.611304413
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_macro_errs.4172646603
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_key_req.1895478522
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_esc.1482689439
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_req.4268390913
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_regwen.4121674699
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_smoke.4036481997
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_stress_all.2428598028
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_test_access.878619054
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/220.otp_ctrl_init_fail.2636641541
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/221.otp_ctrl_init_fail.3765803339
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/222.otp_ctrl_init_fail.4206786579
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/223.otp_ctrl_init_fail.1948323414
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/224.otp_ctrl_init_fail.3217545989
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/225.otp_ctrl_init_fail.2638474553
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/226.otp_ctrl_init_fail.4209286654
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/227.otp_ctrl_init_fail.1627887346
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/228.otp_ctrl_init_fail.2715588311
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/229.otp_ctrl_init_fail.3404736248
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_alert_test.690048558
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_check_fail.4268007947
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_errs.3274158149
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_lock.3482455255
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_init_fail.64676028
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_macro_errs.3331894859
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_key_req.2985570809
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_req.979552015
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_regwen.1218878380
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_smoke.3473249898
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all.941499028
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_test_access.791384272
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/230.otp_ctrl_init_fail.618112044
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/231.otp_ctrl_init_fail.2449667238
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/232.otp_ctrl_init_fail.2475405499
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/233.otp_ctrl_init_fail.1943379707
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/234.otp_ctrl_init_fail.2489874584
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/235.otp_ctrl_init_fail.3793881782
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/236.otp_ctrl_init_fail.4010747698
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/237.otp_ctrl_init_fail.93923073
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/238.otp_ctrl_init_fail.1158867064
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/239.otp_ctrl_init_fail.2300448925
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_alert_test.1084807025
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_errs.3226186546
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_lock.639346147
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_init_fail.4144518634
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_macro_errs.3720647741
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_key_req.1242897368
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_esc.1026787072
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_req.2989574270
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_regwen.2890450530
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_smoke.1928098478
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_test_access.2553749544
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/240.otp_ctrl_init_fail.3103658374
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/241.otp_ctrl_init_fail.1649703559
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/242.otp_ctrl_init_fail.3191985989
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/243.otp_ctrl_init_fail.224179433
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/244.otp_ctrl_init_fail.3500113010
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/245.otp_ctrl_init_fail.3968353661
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/247.otp_ctrl_init_fail.3619874171
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/248.otp_ctrl_init_fail.3515225287
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/249.otp_ctrl_init_fail.4165068096
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_alert_test.2417462387
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_check_fail.4111053803
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_errs.3284502856
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_lock.3576589362
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_init_fail.1098743511
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_macro_errs.3700055569
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_key_req.2312845470
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_esc.3833584295
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_req.2159753858
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_regwen.3143365615
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_smoke.15020728
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all.1710983362
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_test_access.981885869
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/250.otp_ctrl_init_fail.4255300493
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/251.otp_ctrl_init_fail.4129922806
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/252.otp_ctrl_init_fail.4038576514
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/253.otp_ctrl_init_fail.2110668482
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/254.otp_ctrl_init_fail.597163845
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/255.otp_ctrl_init_fail.1947409568
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/256.otp_ctrl_init_fail.1168432402
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/257.otp_ctrl_init_fail.3447246130
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/258.otp_ctrl_init_fail.2723107608
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/259.otp_ctrl_init_fail.2147281940
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_alert_test.618292875
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_check_fail.1427104273
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_errs.1490720980
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_lock.2176838436
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_init_fail.963346706
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_macro_errs.2002747191
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_key_req.3187040273
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_esc.1675705190
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_req.3403196070
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_regwen.1671643138
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_smoke.2604905969
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all.1494679283
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_test_access.2614946726
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/260.otp_ctrl_init_fail.4161441055
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/261.otp_ctrl_init_fail.1517629360
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/262.otp_ctrl_init_fail.3423865004
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/263.otp_ctrl_init_fail.3862283672
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/264.otp_ctrl_init_fail.4245847170
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/265.otp_ctrl_init_fail.3379825596
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/266.otp_ctrl_init_fail.2252837954
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/267.otp_ctrl_init_fail.3148458175
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/268.otp_ctrl_init_fail.2482265213
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/269.otp_ctrl_init_fail.258974940
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_alert_test.1597465412
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_check_fail.2847620046
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_errs.1311499863
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_lock.372349260
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_init_fail.654796284
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_macro_errs.2424806704
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_key_req.2944398403
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_esc.687324786
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_req.1634467213
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_regwen.1259174531
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_smoke.2881769694
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all.1180719024
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all_with_rand_reset.236104994
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_test_access.2257699514
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/270.otp_ctrl_init_fail.252415139
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/271.otp_ctrl_init_fail.3204957164
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/272.otp_ctrl_init_fail.4208033724
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/273.otp_ctrl_init_fail.3759031450
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/275.otp_ctrl_init_fail.4121254347
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/276.otp_ctrl_init_fail.1437827681
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/277.otp_ctrl_init_fail.3350834755
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/279.otp_ctrl_init_fail.4186570768
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_alert_test.49848386
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_check_fail.1675055521
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_errs.1340024803
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_lock.2669378257
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_init_fail.4134956346
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_macro_errs.677300079
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_key_req.2631357071
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_esc.2741786009
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_req.2509491281
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_regwen.993051937
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_smoke.2298484451
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all.3317948246
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_test_access.686593973
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/280.otp_ctrl_init_fail.1711226328
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/281.otp_ctrl_init_fail.1024281798
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/282.otp_ctrl_init_fail.2157775627
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/283.otp_ctrl_init_fail.2955001701
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/284.otp_ctrl_init_fail.2915385451
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/285.otp_ctrl_init_fail.1496657511
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/286.otp_ctrl_init_fail.3845579857
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/287.otp_ctrl_init_fail.2500682669
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/288.otp_ctrl_init_fail.2825388822
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/289.otp_ctrl_init_fail.539767241
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_alert_test.1269961200
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_errs.1811431900
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_lock.3226650504
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_init_fail.137457498
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_macro_errs.2478240397
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_key_req.705414680
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_esc.1736654015
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_req.1968208473
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_regwen.3154266128
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_smoke.1481192569
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all.4039600474
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all_with_rand_reset.883192945
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_test_access.3894933826
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/290.otp_ctrl_init_fail.243798888
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/291.otp_ctrl_init_fail.394732478
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/292.otp_ctrl_init_fail.2611457611
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/293.otp_ctrl_init_fail.2030174380
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/294.otp_ctrl_init_fail.2794328936
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/295.otp_ctrl_init_fail.2544803693
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/296.otp_ctrl_init_fail.2133830717
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/297.otp_ctrl_init_fail.1262033799
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/298.otp_ctrl_init_fail.1859591406
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/299.otp_ctrl_init_fail.2683016505
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.1058545390
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.304698265
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.1359490894
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.4258470806
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.2777964078
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.1032116099
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.2421523683
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.781709267
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_sec_cm.53654504
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2371935433
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.4017600352
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_alert_test.1192536556
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_check_fail.1353376962
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_errs.3407762876
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_lock.2663795709
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_init_fail.1592553652
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_macro_errs.148107219
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_key_req.3662531973
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_esc.2864091153
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_req.3840443460
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_regwen.2978702754
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_smoke.2797602584
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_test_access.3014809703
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_alert_test.3183847530
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_check_fail.3292406170
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_errs.2952438441
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_lock.59670872
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_init_fail.933216723
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_macro_errs.3062750465
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_key_req.2575357582
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_esc.1361126906
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_req.234031417
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_regwen.2873216955
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_smoke.3017543581
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all.2290359060
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all_with_rand_reset.3304890639
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_test_access.1494948021
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_alert_test.3590702134
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_check_fail.1160703543
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_errs.3229641400
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_lock.865494815
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_init_fail.177808848
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_macro_errs.3303946452
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_key_req.1879007898
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_req.3286261895
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_regwen.450873667
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_smoke.3288500097
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all.1859608212
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all_with_rand_reset.3174016572
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_test_access.4193350072
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_alert_test.1256382009
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_check_fail.3234192340
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_errs.2753957346
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_lock.3554081157
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_init_fail.3281687785
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_macro_errs.4133272672
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_key_req.576399803
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_esc.423653772
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_req.218125885
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_regwen.2601433853
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_smoke.993668678
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all.343058063
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all_with_rand_reset.2302192844
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_test_access.3253906914
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_alert_test.3971530822
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_check_fail.1397738595
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_errs.1159957931
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_lock.2145104992
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_init_fail.3378214768
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_macro_errs.2609297067
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_key_req.707600570
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_esc.4017194213
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_req.4095446138
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_regwen.3579601388
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_smoke.917492030
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all.1506524656
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_test_access.421738439
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_alert_test.2210842628
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_check_fail.1037857514
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_errs.2367123246
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_lock.4173266202
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_init_fail.225147408
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_macro_errs.3058465753
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_key_req.2992612618
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_esc.2237568968
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_req.3457184782
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_regwen.3164845562
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_smoke.428112693
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all.863797443
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_test_access.3126874348
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_alert_test.1865792138
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_check_fail.2667320373
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_errs.3664335008
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_lock.1593327405
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_init_fail.3262974577
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_macro_errs.2550373452
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_key_req.3695786690
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_esc.992607242
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_req.3392810350
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_regwen.1232094108
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_smoke.930053669
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all.4057683994
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_test_access.528886278
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_alert_test.3295803670
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_errs.1506188485
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_lock.682341496
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_init_fail.2052817159
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_macro_errs.462417517
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_key_req.1764987955
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_esc.2168000245
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_req.1627375448
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_regwen.960544764
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_smoke.1098835410
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all.4094043662
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all_with_rand_reset.1457739200
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_test_access.711509842
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_alert_test.3143560239
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_check_fail.3960470715
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_errs.3391461357
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_lock.3593058168
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_init_fail.893533202
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_macro_errs.3712242823
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_key_req.3875536101
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_esc.898441876
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_req.613445635
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_regwen.3697835310
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_smoke.974739519
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_stress_all.3929656502
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_stress_all_with_rand_reset.1162316556
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_test_access.448592556
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_alert_test.3282451353
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_check_fail.2076025479
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_errs.3887518589
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_lock.1541737003
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_init_fail.2547926398
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_macro_errs.762758335
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_key_req.2618441099
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_esc.1271617298
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_req.3843887887
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_regwen.258208501
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_smoke.2974155380
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all.647138865
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all_with_rand_reset.3361175089
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_test_access.1105771006
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.1824362869
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.3497713778
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.4191446171
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.3099537857
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.1665573031
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.1558001651
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.3431539767
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.4218545580
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_sec_cm.4136057290
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.839717621
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.137770891
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_alert_test.3129264562
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_check_fail.651549986
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_errs.3173040710
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_lock.2954549384
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_init_fail.4121613929
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_macro_errs.1161089783
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_key_req.3087848373
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_esc.1445485811
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_req.1403984073
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_regwen.3753750430
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_smoke.2862630647
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all.1850177652
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all_with_rand_reset.4264048342
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_test_access.3197581335
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_alert_test.3660246209
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_check_fail.8522352
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_errs.2987286244
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_lock.95725586
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_macro_errs.745392986
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_key_req.921319537
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_esc.210816436
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_req.2655510736
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_regwen.4096211433
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_smoke.2932705688
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all.1687999691
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_test_access.3825394622
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_alert_test.366516182
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_check_fail.3976613066
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_errs.1283717566
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_lock.3976139112
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_init_fail.749232634
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_macro_errs.3701833812
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_key_req.2281867886
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_esc.185530911
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_req.810423230
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_regwen.1238357216
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_smoke.1104978193
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all.3271773958
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all_with_rand_reset.490571588
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_test_access.4206668723
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_alert_test.2180894575
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_check_fail.2972538072
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_errs.1265349681
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_lock.1375337043
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_init_fail.2163225660
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_macro_errs.1617082489
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_key_req.2289089542
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_esc.4154073767
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_req.3720398528
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_regwen.455199296
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_smoke.53622254
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all.667462826
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all_with_rand_reset.2744614876
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_test_access.2990484058
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_alert_test.1107876597
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_check_fail.2038052897
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_errs.3398331535
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_lock.750826393
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_init_fail.1854637531
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_macro_errs.392544406
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_key_req.2229035075
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_esc.2069504746
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_req.253672636
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_regwen.2229639712
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_smoke.2498464539
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all_with_rand_reset.761283564
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_test_access.1029902513
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_alert_test.714660249
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_check_fail.3963056746
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_errs.310547970
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_lock.113384619
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_init_fail.4063585807
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_macro_errs.1868279227
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_key_req.3785086864
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_esc.833872786
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_req.1209917478
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_regwen.1196503539
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_smoke.3874115327
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all.1262197456
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all_with_rand_reset.4199819583
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_test_access.1895565876
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_alert_test.894102753
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_check_fail.3621044316
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_errs.1695913329
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_lock.3764210240
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_init_fail.2474472876
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_macro_errs.3914778655
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_key_req.1108907977
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_esc.1777746662
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_req.3896931409
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_regwen.2688956681
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_smoke.3851569078
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all.2754237072
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all_with_rand_reset.1003199590
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_test_access.2577447256
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_alert_test.3440104403
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_check_fail.2680607205
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_errs.2171110778
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_lock.1856585472
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_init_fail.2929294370
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_macro_errs.1489112622
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_key_req.2567965406
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_esc.1515177200
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_req.328157281
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_regwen.2630013940
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_smoke.2973766954
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_stress_all.2105543279
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_test_access.1011138136
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_alert_test.1666037336
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_check_fail.801499844
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_errs.1105695158
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_lock.493400298
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_init_fail.2415710613
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_macro_errs.1457292318
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_key_req.1158379310
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_esc.2465666701
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_req.4226429203
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_regwen.2012600858
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_smoke.1882303997
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all.2282177263
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all_with_rand_reset.3938209436
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_test_access.1628463985
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_alert_test.253375162
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_check_fail.676891255
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_errs.1052053700
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_lock.1145966491
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_init_fail.2184150852
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_macro_errs.1564497592
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_key_req.3587085931
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_esc.1733434329
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_req.4064525766
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_regwen.1591442078
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_smoke.3261272581
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all.26138965
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_test_access.1801769052
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.1520668479
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.2687171949
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.860866332
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.1934735025
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.2497397360
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.3049460928
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.2538084477
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.327090692
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.1820030499
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.4087918964
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1907454665
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.3796015352
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_init_fail.4132349290
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_parallel_lc_esc.3412386178
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_stress_all_with_rand_reset.14791504
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_init_fail.3379731670
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_parallel_lc_esc.3856688023
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_init_fail.128190162
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_parallel_lc_esc.922969878
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_stress_all_with_rand_reset.2151257427
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_init_fail.1411963313
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_parallel_lc_esc.999978394
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_init_fail.4051573431
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_parallel_lc_esc.3616395971
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_stress_all_with_rand_reset.4114197147
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_init_fail.3002544452
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_parallel_lc_esc.2922393326
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_init_fail.1241311656
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_parallel_lc_esc.1768298055
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_stress_all_with_rand_reset.939516369
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_init_fail.2553666495
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_parallel_lc_esc.3725154499
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_init_fail.4022986869
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_parallel_lc_esc.1231723700
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_stress_all_with_rand_reset.2286640134
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_init_fail.3217546788
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_parallel_lc_esc.308183749
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_stress_all_with_rand_reset.2561490350
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.2551972377
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.318249139
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.2786572931
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.3020739951
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.2875720346
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.1118750612
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.717678249
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.4011534575
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.2368677967
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.2484426357
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.1317557791
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.4161733470
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.3338303875
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_init_fail.594492113
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_stress_all_with_rand_reset.816344695
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_init_fail.22670410
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_stress_all_with_rand_reset.473084484
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_init_fail.1268250176
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_parallel_lc_esc.560057555
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_stress_all_with_rand_reset.3615762516
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_init_fail.1932008381
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_parallel_lc_esc.3950088671
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_stress_all_with_rand_reset.3273187440
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_init_fail.1663622890
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_parallel_lc_esc.2072738156
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_stress_all_with_rand_reset.596204687
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_init_fail.3545009104
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_parallel_lc_esc.2311766919
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_stress_all_with_rand_reset.1769967021
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_init_fail.3118990633
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_parallel_lc_esc.308237123
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_init_fail.227295349
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_parallel_lc_esc.3980575761
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_init_fail.359029676
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_parallel_lc_esc.1449493573
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_stress_all_with_rand_reset.539246517
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_init_fail.916187551
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_parallel_lc_esc.1226573752
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_stress_all_with_rand_reset.3055795531
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.3635070681
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.277257640
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.4214409461
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.2777964866
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.2329287492
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.2351502475
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.265466473
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.191374663
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.129435058
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.1216533680
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.962656259
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.1964392635
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all.620498630
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all_with_rand_reset.3057235164
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.2263490450
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_init_fail.3666316375
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_parallel_lc_esc.1108377111
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_init_fail.637271034
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_parallel_lc_esc.1974715411
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_init_fail.4119004319
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_parallel_lc_esc.218308192
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_stress_all_with_rand_reset.2477692397
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_init_fail.2654524230
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_parallel_lc_esc.2466514714
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_stress_all_with_rand_reset.4087295989
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_init_fail.1467106693
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_parallel_lc_esc.636356678
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_init_fail.2454775198
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_parallel_lc_esc.492043330
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_init_fail.3855190430
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_parallel_lc_esc.2982253050
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_init_fail.905963484
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_parallel_lc_esc.119714069
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_init_fail.1055891784
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_parallel_lc_esc.1407982216
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_init_fail.2219761016
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_parallel_lc_esc.2100368157
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_stress_all_with_rand_reset.2474292885
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.3180954898
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.3067315436
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.3902673364
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.1456496142
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.4219372685
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.87708524
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.39249370
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.2350712497
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.1485022554
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.2114712061
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.3398866076
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.3281455880
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_init_fail.4284157434
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_parallel_lc_esc.3255482135
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_stress_all_with_rand_reset.3444990353
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_init_fail.4206559100
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_parallel_lc_esc.1518405145
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_stress_all_with_rand_reset.2842005417
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_init_fail.2224341358
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_parallel_lc_esc.1140663496
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_stress_all_with_rand_reset.522895456
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_init_fail.2249237431
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_parallel_lc_esc.154192047
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_stress_all_with_rand_reset.3187893119
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_init_fail.2596852382
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_parallel_lc_esc.1379816419
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_stress_all_with_rand_reset.2357851944
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_init_fail.2565225449
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_parallel_lc_esc.794639482
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_stress_all_with_rand_reset.3534620200
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_init_fail.3508739734
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_parallel_lc_esc.4042366170
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_stress_all_with_rand_reset.1906495623
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_init_fail.3012611623
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_parallel_lc_esc.3547720317
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_init_fail.4280786175
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_parallel_lc_esc.1765530862
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_stress_all_with_rand_reset.2474215377
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_init_fail.1609609576
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_parallel_lc_esc.3524198568
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_stress_all_with_rand_reset.2065458012
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.1634238454
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.2995807169
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.3053833256
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.724624397
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.3678192011
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.2035658810
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.3449167723
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.3905933561
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.824786830
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all_with_rand_reset.2453140057
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.3412770844
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_init_fail.1991979583
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_parallel_lc_esc.2395042979
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_init_fail.756536240
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_parallel_lc_esc.1630076382
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_stress_all_with_rand_reset.874715569
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_init_fail.838428637
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_parallel_lc_esc.249010993
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_init_fail.2598221220
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_parallel_lc_esc.4067751873
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_stress_all_with_rand_reset.3567353714
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_parallel_lc_esc.3627577441
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_init_fail.1896873614
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_parallel_lc_esc.2494469697
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_init_fail.3460204378
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_parallel_lc_esc.1037580059
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_stress_all_with_rand_reset.2532092578
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_init_fail.54728393
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_parallel_lc_esc.2527464303
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_init_fail.3952594727
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_parallel_lc_esc.1667525148
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_stress_all_with_rand_reset.2373669905
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_init_fail.4159322240
/workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_parallel_lc_esc.725558685




Total test records in report: 1306
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.3844973140 Sep 18 04:43:06 PM UTC 24 Sep 18 04:43:09 PM UTC 24 110646755 ps
T2 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.2947753789 Sep 18 04:43:10 PM UTC 24 Sep 18 04:43:15 PM UTC 24 247309018 ps
T3 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.2724501740 Sep 18 04:43:09 PM UTC 24 Sep 18 04:43:18 PM UTC 24 451102441 ps
T4 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.1987598810 Sep 18 04:43:15 PM UTC 24 Sep 18 04:43:24 PM UTC 24 4020747728 ps
T7 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.4252805176 Sep 18 04:43:10 PM UTC 24 Sep 18 04:43:25 PM UTC 24 3072686748 ps
T11 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.3928698308 Sep 18 04:43:25 PM UTC 24 Sep 18 04:43:29 PM UTC 24 154286321 ps
T5 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.3816182541 Sep 18 04:43:16 PM UTC 24 Sep 18 04:43:29 PM UTC 24 2638161058 ps
T6 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.3538559676 Sep 18 04:43:12 PM UTC 24 Sep 18 04:43:31 PM UTC 24 491785965 ps
T12 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.3090596931 Sep 18 04:43:26 PM UTC 24 Sep 18 04:43:33 PM UTC 24 305480418 ps
T8 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.273801510 Sep 18 04:43:16 PM UTC 24 Sep 18 04:43:33 PM UTC 24 321246337 ps
T85 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.1334347103 Sep 18 04:43:27 PM UTC 24 Sep 18 04:43:34 PM UTC 24 153046214 ps
T90 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.1956251988 Sep 18 04:43:28 PM UTC 24 Sep 18 04:43:36 PM UTC 24 628880283 ps
T89 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.3518605830 Sep 18 04:43:19 PM UTC 24 Sep 18 04:43:36 PM UTC 24 2435692388 ps
T109 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.980383080 Sep 18 04:43:10 PM UTC 24 Sep 18 04:43:37 PM UTC 24 709425024 ps
T31 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.4144260413 Sep 18 04:43:11 PM UTC 24 Sep 18 04:43:38 PM UTC 24 10109111924 ps
T16 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.3015920803 Sep 18 04:43:21 PM UTC 24 Sep 18 04:43:41 PM UTC 24 1427875224 ps
T110 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.1303576068 Sep 18 04:43:34 PM UTC 24 Sep 18 04:43:41 PM UTC 24 225302570 ps
T87 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.2019465028 Sep 18 04:43:27 PM UTC 24 Sep 18 04:43:42 PM UTC 24 1624029892 ps
T121 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.1302089483 Sep 18 04:43:34 PM UTC 24 Sep 18 04:43:45 PM UTC 24 207209493 ps
T17 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.1974930044 Sep 18 04:43:42 PM UTC 24 Sep 18 04:43:48 PM UTC 24 1001126358 ps
T58 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.4143457125 Sep 18 04:43:43 PM UTC 24 Sep 18 04:43:49 PM UTC 24 184079016 ps
T18 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.4079885028 Sep 18 04:43:37 PM UTC 24 Sep 18 04:43:50 PM UTC 24 247540662 ps
T116 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.2941012314 Sep 18 04:43:42 PM UTC 24 Sep 18 04:43:52 PM UTC 24 521795385 ps
T117 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.1434909799 Sep 18 04:43:19 PM UTC 24 Sep 18 04:43:56 PM UTC 24 1238697190 ps
T92 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.4089335808 Sep 18 04:43:50 PM UTC 24 Sep 18 04:43:57 PM UTC 24 245257904 ps
T9 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.763616579 Sep 18 04:43:29 PM UTC 24 Sep 18 04:43:59 PM UTC 24 788418120 ps
T105 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.150686909 Sep 18 04:43:27 PM UTC 24 Sep 18 04:43:59 PM UTC 24 1631582184 ps
T118 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.3304150699 Sep 18 04:43:51 PM UTC 24 Sep 18 04:44:08 PM UTC 24 1412123805 ps
T119 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.2048701539 Sep 18 04:44:00 PM UTC 24 Sep 18 04:44:08 PM UTC 24 180569080 ps
T111 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.982340033 Sep 18 04:43:48 PM UTC 24 Sep 18 04:44:08 PM UTC 24 1395130351 ps
T120 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.357999119 Sep 18 04:44:01 PM UTC 24 Sep 18 04:44:09 PM UTC 24 1755657898 ps
T164 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.3144845758 Sep 18 04:43:34 PM UTC 24 Sep 18 04:44:12 PM UTC 24 1095558315 ps
T148 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.54087275 Sep 18 04:43:57 PM UTC 24 Sep 18 04:44:13 PM UTC 24 910256238 ps
T202 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.1132027807 Sep 18 04:44:10 PM UTC 24 Sep 18 04:44:15 PM UTC 24 325301901 ps
T106 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.709246359 Sep 18 04:43:19 PM UTC 24 Sep 18 04:44:19 PM UTC 24 11404631572 ps
T45 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.3941647115 Sep 18 04:43:57 PM UTC 24 Sep 18 04:44:20 PM UTC 24 1888373045 ps
T91 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.4035334387 Sep 18 04:44:14 PM UTC 24 Sep 18 04:44:21 PM UTC 24 155424313 ps
T19 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.3322646388 Sep 18 04:44:07 PM UTC 24 Sep 18 04:44:22 PM UTC 24 861820487 ps
T99 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.114190687 Sep 18 04:43:32 PM UTC 24 Sep 18 04:44:22 PM UTC 24 14442063530 ps
T140 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.304698265 Sep 18 04:44:16 PM UTC 24 Sep 18 04:44:23 PM UTC 24 186779030 ps
T203 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2371935433 Sep 18 04:44:14 PM UTC 24 Sep 18 04:44:28 PM UTC 24 1663089347 ps
T33 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.1815550722 Sep 18 04:43:16 PM UTC 24 Sep 18 04:44:31 PM UTC 24 32495511382 ps
T219 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.3539451757 Sep 18 04:43:53 PM UTC 24 Sep 18 04:44:32 PM UTC 24 4279201306 ps
T10 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.4258470806 Sep 18 04:44:23 PM UTC 24 Sep 18 04:44:34 PM UTC 24 416235085 ps
T251 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.2421523683 Sep 18 04:44:21 PM UTC 24 Sep 18 04:44:35 PM UTC 24 358396896 ps
T107 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.4228397015 Sep 18 04:43:46 PM UTC 24 Sep 18 04:44:35 PM UTC 24 12837730199 ps
T108 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.2747514373 Sep 18 04:43:38 PM UTC 24 Sep 18 04:44:35 PM UTC 24 18801102706 ps
T198 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.1359490894 Sep 18 04:44:25 PM UTC 24 Sep 18 04:44:35 PM UTC 24 258020449 ps
T112 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all.1489033038 Sep 18 04:43:21 PM UTC 24 Sep 18 04:44:36 PM UTC 24 25389739078 ps
T337 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.1058545390 Sep 18 04:44:37 PM UTC 24 Sep 18 04:44:41 PM UTC 24 152571858 ps
T113 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.1032116099 Sep 18 04:44:29 PM UTC 24 Sep 18 04:44:44 PM UTC 24 7029675927 ps
T133 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.781709267 Sep 18 04:44:21 PM UTC 24 Sep 18 04:44:45 PM UTC 24 1217579639 ps
T286 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.2484228152 Sep 18 04:44:33 PM UTC 24 Sep 18 04:44:46 PM UTC 24 1200700199 ps
T41 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.1665573031 Sep 18 04:44:40 PM UTC 24 Sep 18 04:44:51 PM UTC 24 2154737303 ps
T114 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.4028583075 Sep 18 04:44:23 PM UTC 24 Sep 18 04:44:53 PM UTC 24 2939164962 ps
T13 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all_with_rand_reset.566943221 Sep 18 04:43:37 PM UTC 24 Sep 18 04:44:54 PM UTC 24 2834367563 ps
T167 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.2777964078 Sep 18 04:44:25 PM UTC 24 Sep 18 04:44:55 PM UTC 24 2708394880 ps
T274 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.4218545580 Sep 18 04:44:47 PM UTC 24 Sep 18 04:45:03 PM UTC 24 913032150 ps
T270 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.3431539767 Sep 18 04:44:56 PM UTC 24 Sep 18 04:45:05 PM UTC 24 1935227350 ps
T143 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.137770891 Sep 18 04:45:06 PM UTC 24 Sep 18 04:45:12 PM UTC 24 227488842 ps
T194 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.4065260114 Sep 18 04:44:45 PM UTC 24 Sep 18 04:45:12 PM UTC 24 1446371090 ps
T246 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.3099537857 Sep 18 04:44:52 PM UTC 24 Sep 18 04:45:15 PM UTC 24 640123782 ps
T125 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.3497713778 Sep 18 04:44:42 PM UTC 24 Sep 18 04:45:15 PM UTC 24 2284478568 ps
T115 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.4017600352 Sep 18 04:44:33 PM UTC 24 Sep 18 04:45:15 PM UTC 24 3318776221 ps
T300 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.282881673 Sep 18 04:45:06 PM UTC 24 Sep 18 04:45:18 PM UTC 24 402435081 ps
T452 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.1824362869 Sep 18 04:45:14 PM UTC 24 Sep 18 04:45:18 PM UTC 24 93444575 ps
T285 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.839717621 Sep 18 04:44:40 PM UTC 24 Sep 18 04:45:19 PM UTC 24 7433473940 ps
T14 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.2924059909 Sep 18 04:44:09 PM UTC 24 Sep 18 04:45:22 PM UTC 24 2289871404 ps
T54 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.3049460928 Sep 18 04:45:14 PM UTC 24 Sep 18 04:45:22 PM UTC 24 160324871 ps
T453 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1907454665 Sep 18 04:45:14 PM UTC 24 Sep 18 04:45:24 PM UTC 24 2582399983 ps
T157 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.1558001651 Sep 18 04:44:56 PM UTC 24 Sep 18 04:45:24 PM UTC 24 938976050 ps
T189 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.1865783520 Sep 18 04:45:18 PM UTC 24 Sep 18 04:45:30 PM UTC 24 242164520 ps
T136 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.2687171949 Sep 18 04:45:16 PM UTC 24 Sep 18 04:45:32 PM UTC 24 457812719 ps
T134 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.1118750612 Sep 18 04:45:37 PM UTC 24 Sep 18 04:45:44 PM UTC 24 204289801 ps
T190 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.4087918964 Sep 18 04:45:25 PM UTC 24 Sep 18 04:45:33 PM UTC 24 480465255 ps
T96 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.860866332 Sep 18 04:45:21 PM UTC 24 Sep 18 04:45:36 PM UTC 24 605243958 ps
T191 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.1520668479 Sep 18 04:45:33 PM UTC 24 Sep 18 04:45:37 PM UTC 24 640600379 ps
T82 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.4191446171 Sep 18 04:44:54 PM UTC 24 Sep 18 04:45:37 PM UTC 24 5378825113 ps
T192 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.337966424 Sep 18 04:44:47 PM UTC 24 Sep 18 04:45:38 PM UTC 24 4925179511 ps
T193 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.3796015352 Sep 18 04:45:25 PM UTC 24 Sep 18 04:45:39 PM UTC 24 428376706 ps
T406 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.2497397360 Sep 18 04:45:18 PM UTC 24 Sep 18 04:45:39 PM UTC 24 647874227 ps
T370 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.2538084477 Sep 18 04:45:25 PM UTC 24 Sep 18 04:45:46 PM UTC 24 2818697281 ps
T454 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.1317557791 Sep 18 04:45:35 PM UTC 24 Sep 18 04:45:47 PM UTC 24 778907674 ps
T245 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.327090692 Sep 18 04:45:25 PM UTC 24 Sep 18 04:45:49 PM UTC 24 1496946248 ps
T455 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.2484426357 Sep 18 04:45:50 PM UTC 24 Sep 18 04:45:55 PM UTC 24 462864912 ps
T195 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.2368677967 Sep 18 04:45:39 PM UTC 24 Sep 18 04:45:58 PM UTC 24 1388862074 ps
T372 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.318249139 Sep 18 04:45:39 PM UTC 24 Sep 18 04:45:58 PM UTC 24 701717170 ps
T456 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.2551972377 Sep 18 04:45:59 PM UTC 24 Sep 18 04:46:04 PM UTC 24 865142795 ps
T280 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.1820030499 Sep 18 04:45:18 PM UTC 24 Sep 18 04:46:04 PM UTC 24 4047158048 ps
T281 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.4011534575 Sep 18 04:45:40 PM UTC 24 Sep 18 04:46:05 PM UTC 24 1226171839 ps
T248 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.1934735025 Sep 18 04:45:19 PM UTC 24 Sep 18 04:46:09 PM UTC 24 10232612184 ps
T213 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.3338303875 Sep 18 04:45:50 PM UTC 24 Sep 18 04:46:11 PM UTC 24 887390046 ps
T254 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.2875720346 Sep 18 04:45:40 PM UTC 24 Sep 18 04:46:12 PM UTC 24 4035138736 ps
T124 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.2351502475 Sep 18 04:46:06 PM UTC 24 Sep 18 04:46:13 PM UTC 24 176052365 ps
T137 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.277257640 Sep 18 04:46:06 PM UTC 24 Sep 18 04:46:16 PM UTC 24 334766150 ps
T457 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.1964392635 Sep 18 04:46:06 PM UTC 24 Sep 18 04:46:16 PM UTC 24 981106287 ps
T458 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.2786572931 Sep 18 04:45:44 PM UTC 24 Sep 18 04:46:18 PM UTC 24 9667644762 ps
T282 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.129435058 Sep 18 04:46:12 PM UTC 24 Sep 18 04:46:20 PM UTC 24 250986015 ps
T269 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.717678249 Sep 18 04:45:50 PM UTC 24 Sep 18 04:46:21 PM UTC 24 631726738 ps
T247 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.3020739951 Sep 18 04:45:40 PM UTC 24 Sep 18 04:46:22 PM UTC 24 2945768643 ps
T371 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.1216533680 Sep 18 04:46:10 PM UTC 24 Sep 18 04:46:24 PM UTC 24 385108066 ps
T249 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all.1564976279 Sep 18 04:44:09 PM UTC 24 Sep 18 04:46:26 PM UTC 24 10026158636 ps
T204 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.414825300 Sep 18 04:45:50 PM UTC 24 Sep 18 04:46:30 PM UTC 24 11479224630 ps
T405 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.2329287492 Sep 18 04:46:13 PM UTC 24 Sep 18 04:46:33 PM UTC 24 1791932614 ps
T397 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.962656259 Sep 18 04:46:21 PM UTC 24 Sep 18 04:46:33 PM UTC 24 799836422 ps
T459 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.3635070681 Sep 18 04:46:29 PM UTC 24 Sep 18 04:46:35 PM UTC 24 222469465 ps
T299 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.2263490450 Sep 18 04:46:23 PM UTC 24 Sep 18 04:46:37 PM UTC 24 1000211349 ps
T460 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.3398866076 Sep 18 04:46:32 PM UTC 24 Sep 18 04:46:39 PM UTC 24 278611462 ps
T153 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.4219372685 Sep 18 04:46:32 PM UTC 24 Sep 18 04:46:40 PM UTC 24 339333288 ps
T461 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.1485022554 Sep 18 04:46:34 PM UTC 24 Sep 18 04:46:44 PM UTC 24 389570058 ps
T97 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.4214409461 Sep 18 04:46:18 PM UTC 24 Sep 18 04:46:47 PM UTC 24 17786389373 ps
T168 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all.1942314000 Sep 18 04:45:09 PM UTC 24 Sep 18 04:46:49 PM UTC 24 20493555486 ps
T22 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_sec_cm.3707272426 Sep 18 04:43:38 PM UTC 24 Sep 18 04:46:52 PM UTC 24 38910244673 ps
T257 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.3067315436 Sep 18 04:46:34 PM UTC 24 Sep 18 04:46:52 PM UTC 24 1594256172 ps
T258 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.2323570892 Sep 18 04:47:17 PM UTC 24 Sep 18 04:47:45 PM UTC 24 3614917798 ps
T259 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.1456496142 Sep 18 04:46:38 PM UTC 24 Sep 18 04:46:56 PM UTC 24 503821099 ps
T260 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.3902673364 Sep 18 04:46:40 PM UTC 24 Sep 18 04:46:56 PM UTC 24 264647876 ps
T261 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.191374663 Sep 18 04:46:19 PM UTC 24 Sep 18 04:46:58 PM UTC 24 12968346458 ps
T262 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.2777964866 Sep 18 04:46:13 PM UTC 24 Sep 18 04:47:00 PM UTC 24 2901599735 ps
T263 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.3180954898 Sep 18 04:46:55 PM UTC 24 Sep 18 04:47:00 PM UTC 24 177432498 ps
T264 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.228579296 Sep 18 04:47:36 PM UTC 24 Sep 18 04:47:44 PM UTC 24 145609600 ps
T253 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.2227382125 Sep 18 04:47:34 PM UTC 24 Sep 18 04:47:47 PM UTC 24 2003207719 ps
T462 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.824786830 Sep 18 04:46:59 PM UTC 24 Sep 18 04:47:04 PM UTC 24 196226621 ps
T393 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.2114712061 Sep 18 04:46:51 PM UTC 24 Sep 18 04:47:07 PM UTC 24 526783398 ps
T100 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.2406332171 Sep 18 04:46:59 PM UTC 24 Sep 18 04:47:07 PM UTC 24 154490817 ps
T122 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.2995807169 Sep 18 04:47:01 PM UTC 24 Sep 18 04:47:08 PM UTC 24 274441537 ps
T47 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.2677161391 Sep 18 04:46:40 PM UTC 24 Sep 18 04:47:08 PM UTC 24 1176540131 ps
T170 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.3449167723 Sep 18 04:46:59 PM UTC 24 Sep 18 04:47:10 PM UTC 24 590231269 ps
T165 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.87708524 Sep 18 04:46:45 PM UTC 24 Sep 18 04:47:11 PM UTC 24 22617940800 ps
T171 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.1634238454 Sep 18 04:47:10 PM UTC 24 Sep 18 04:47:14 PM UTC 24 78366700 ps
T172 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.4161733470 Sep 18 04:45:59 PM UTC 24 Sep 18 04:47:14 PM UTC 24 4623281235 ps
T149 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.3678192011 Sep 18 04:47:05 PM UTC 24 Sep 18 04:47:16 PM UTC 24 274443298 ps
T25 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.2899026669 Sep 18 04:47:12 PM UTC 24 Sep 18 04:47:18 PM UTC 24 503472906 ps
T173 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.2350712497 Sep 18 04:46:37 PM UTC 24 Sep 18 04:47:18 PM UTC 24 14587543694 ps
T463 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.1113540843 Sep 18 04:47:11 PM UTC 24 Sep 18 04:47:18 PM UTC 24 274211130 ps
T418 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.3281455880 Sep 18 04:46:52 PM UTC 24 Sep 18 04:47:20 PM UTC 24 1834082575 ps
T252 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.33260507 Sep 18 04:46:59 PM UTC 24 Sep 18 04:47:20 PM UTC 24 1536953511 ps
T214 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.39249370 Sep 18 04:46:51 PM UTC 24 Sep 18 04:47:20 PM UTC 24 806242657 ps
T431 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.3412770844 Sep 18 04:47:08 PM UTC 24 Sep 18 04:47:23 PM UTC 24 2026668935 ps
T15 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.2825537154 Sep 18 04:45:26 PM UTC 24 Sep 18 04:47:25 PM UTC 24 8917047562 ps
T390 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.1309836137 Sep 18 04:47:19 PM UTC 24 Sep 18 04:47:25 PM UTC 24 174602228 ps
T404 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.724624397 Sep 18 04:47:01 PM UTC 24 Sep 18 04:47:25 PM UTC 24 1259795412 ps
T394 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.3905933561 Sep 18 04:47:08 PM UTC 24 Sep 18 04:47:25 PM UTC 24 4566834148 ps
T158 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.265466473 Sep 18 04:46:18 PM UTC 24 Sep 18 04:47:27 PM UTC 24 6239408579 ps
T196 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.897728204 Sep 18 04:47:17 PM UTC 24 Sep 18 04:47:27 PM UTC 24 327290656 ps
T464 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.434295341 Sep 18 04:47:24 PM UTC 24 Sep 18 04:47:28 PM UTC 24 128016876 ps
T407 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.3033213593 Sep 18 04:46:59 PM UTC 24 Sep 18 04:47:29 PM UTC 24 697005820 ps
T215 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.2035658810 Sep 18 04:47:05 PM UTC 24 Sep 18 04:47:29 PM UTC 24 811112789 ps
T216 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.3584418751 Sep 18 04:47:14 PM UTC 24 Sep 18 04:47:30 PM UTC 24 6545860588 ps
T199 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.318130293 Sep 18 04:47:19 PM UTC 24 Sep 18 04:47:31 PM UTC 24 5005902466 ps
T23 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_sec_cm.75969490 Sep 18 04:44:10 PM UTC 24 Sep 18 04:47:33 PM UTC 24 9940577571 ps
T234 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.3688190921 Sep 18 04:47:28 PM UTC 24 Sep 18 04:47:33 PM UTC 24 177820801 ps
T465 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.2303374349 Sep 18 04:47:28 PM UTC 24 Sep 18 04:47:34 PM UTC 24 146398746 ps
T466 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1963773752 Sep 18 04:47:32 PM UTC 24 Sep 18 04:47:49 PM UTC 24 1006763527 ps
T413 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.1752049769 Sep 18 04:43:29 PM UTC 24 Sep 18 04:47:34 PM UTC 24 27578188650 ps
T101 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.2511418301 Sep 18 04:47:28 PM UTC 24 Sep 18 04:47:34 PM UTC 24 429705148 ps
T205 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.1300923374 Sep 18 04:47:34 PM UTC 24 Sep 18 04:47:38 PM UTC 24 113909864 ps
T206 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.3222457777 Sep 18 04:47:32 PM UTC 24 Sep 18 04:47:40 PM UTC 24 272652021 ps
T83 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.639766938 Sep 18 04:47:32 PM UTC 24 Sep 18 04:47:40 PM UTC 24 449085582 ps
T207 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.2398457465 Sep 18 04:47:17 PM UTC 24 Sep 18 04:47:43 PM UTC 24 976870562 ps
T28 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.187873673 Sep 18 04:47:36 PM UTC 24 Sep 18 04:47:43 PM UTC 24 191074790 ps
T208 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.1291141404 Sep 18 04:47:19 PM UTC 24 Sep 18 04:47:44 PM UTC 24 11198136991 ps
T139 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.3937169518 Sep 18 04:47:39 PM UTC 24 Sep 18 04:47:48 PM UTC 24 630850366 ps
T209 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.3658465992 Sep 18 04:47:17 PM UTC 24 Sep 18 04:47:49 PM UTC 24 2500865584 ps
T210 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.4055940250 Sep 18 04:47:22 PM UTC 24 Sep 18 04:47:52 PM UTC 24 2574148226 ps
T24 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_sec_cm.53654504 Sep 18 04:44:36 PM UTC 24 Sep 18 04:47:52 PM UTC 24 11486138580 ps
T467 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.327440381 Sep 18 04:47:50 PM UTC 24 Sep 18 04:47:54 PM UTC 24 76596089 ps
T217 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.2186070733 Sep 18 04:47:28 PM UTC 24 Sep 18 04:47:57 PM UTC 24 814819254 ps
T391 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.2539470019 Sep 18 04:47:45 PM UTC 24 Sep 18 04:47:58 PM UTC 24 1125172327 ps
T166 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.2082963943 Sep 18 04:47:53 PM UTC 24 Sep 18 04:47:59 PM UTC 24 222786453 ps
T468 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.3053833256 Sep 18 04:47:01 PM UTC 24 Sep 18 04:48:01 PM UTC 24 1438059009 ps
T469 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.3194128318 Sep 18 04:47:32 PM UTC 24 Sep 18 04:48:01 PM UTC 24 923406764 ps
T218 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.3373892867 Sep 18 04:47:28 PM UTC 24 Sep 18 04:48:01 PM UTC 24 1493774270 ps
T470 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.783153512 Sep 18 04:47:55 PM UTC 24 Sep 18 04:48:02 PM UTC 24 235939050 ps
T412 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.2629937134 Sep 18 04:47:32 PM UTC 24 Sep 18 04:48:03 PM UTC 24 1352545564 ps
T411 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.788671741 Sep 18 04:47:40 PM UTC 24 Sep 18 04:48:03 PM UTC 24 1356357035 ps
T130 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.278647059 Sep 18 04:44:36 PM UTC 24 Sep 18 04:48:07 PM UTC 24 91018061405 ps
T365 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.473062009 Sep 18 04:47:47 PM UTC 24 Sep 18 04:48:09 PM UTC 24 3764983766 ps
T366 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.1318186103 Sep 18 04:48:06 PM UTC 24 Sep 18 04:48:09 PM UTC 24 91722094 ps
T287 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.2497919826 Sep 18 04:48:03 PM UTC 24 Sep 18 04:48:11 PM UTC 24 166031540 ps
T367 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.1701388925 Sep 18 04:47:51 PM UTC 24 Sep 18 04:48:12 PM UTC 24 1306127451 ps
T368 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.2904979900 Sep 18 04:47:41 PM UTC 24 Sep 18 04:48:13 PM UTC 24 1812056234 ps
T55 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.2036787147 Sep 18 04:47:44 PM UTC 24 Sep 18 04:48:13 PM UTC 24 7930397000 ps
T29 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.820099224 Sep 18 04:48:10 PM UTC 24 Sep 18 04:48:15 PM UTC 24 121170451 ps
T369 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.2293887738 Sep 18 04:47:45 PM UTC 24 Sep 18 04:48:17 PM UTC 24 3068324779 ps
T159 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.2761154842 Sep 18 04:47:45 PM UTC 24 Sep 18 04:48:19 PM UTC 24 1624517055 ps
T471 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.1668746760 Sep 18 04:48:09 PM UTC 24 Sep 18 04:48:20 PM UTC 24 1632020995 ps
T76 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.1386331427 Sep 18 04:48:15 PM UTC 24 Sep 18 04:48:22 PM UTC 24 115579378 ps
T395 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.707033462 Sep 18 04:48:03 PM UTC 24 Sep 18 04:48:24 PM UTC 24 4220836010 ps
T472 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.1156700643 Sep 18 04:49:04 PM UTC 24 Sep 18 04:49:09 PM UTC 24 1181695029 ps
T473 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.3913258857 Sep 18 04:48:03 PM UTC 24 Sep 18 04:48:25 PM UTC 24 12348060304 ps
T425 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.2666402431 Sep 18 04:47:32 PM UTC 24 Sep 18 04:48:25 PM UTC 24 4096947365 ps
T275 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all.2260884388 Sep 18 04:47:34 PM UTC 24 Sep 18 04:48:27 PM UTC 24 5187588985 ps
T474 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.2128880761 Sep 18 04:48:11 PM UTC 24 Sep 18 04:48:27 PM UTC 24 396783767 ps
T392 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.563777436 Sep 18 04:48:21 PM UTC 24 Sep 18 04:48:28 PM UTC 24 575760784 ps
T427 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.1416360082 Sep 18 04:48:16 PM UTC 24 Sep 18 04:48:29 PM UTC 24 654425275 ps
T475 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.4103888994 Sep 18 04:48:26 PM UTC 24 Sep 18 04:48:30 PM UTC 24 156036123 ps
T476 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.777622906 Sep 18 04:48:15 PM UTC 24 Sep 18 04:48:30 PM UTC 24 343491757 ps
T224 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.4175739212 Sep 18 04:48:12 PM UTC 24 Sep 18 04:48:32 PM UTC 24 1343816971 ps
T265 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.1429254593 Sep 18 04:47:54 PM UTC 24 Sep 18 04:48:33 PM UTC 24 3051484699 ps
T477 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.3376126295 Sep 18 04:48:26 PM UTC 24 Sep 18 04:48:34 PM UTC 24 403354252 ps
T77 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.3007446094 Sep 18 04:48:00 PM UTC 24 Sep 18 04:48:35 PM UTC 24 1055038710 ps
T276 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.741548727 Sep 18 04:48:28 PM UTC 24 Sep 18 04:48:35 PM UTC 24 2311268567 ps
T478 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.3651847211 Sep 18 04:48:13 PM UTC 24 Sep 18 04:48:36 PM UTC 24 1383764561 ps
T154 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.972269761 Sep 18 04:48:28 PM UTC 24 Sep 18 04:48:36 PM UTC 24 149841673 ps
T410 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.1394978243 Sep 18 04:47:59 PM UTC 24 Sep 18 04:48:37 PM UTC 24 3039719093 ps
T255 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_sec_cm.397340565 Sep 18 04:43:22 PM UTC 24 Sep 18 04:48:38 PM UTC 24 173018338369 ps
T479 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.2983977530 Sep 18 04:48:28 PM UTC 24 Sep 18 04:48:38 PM UTC 24 458282592 ps
T480 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.1693666492 Sep 18 04:48:29 PM UTC 24 Sep 18 04:48:40 PM UTC 24 2047189410 ps
T481 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1987794479 Sep 18 04:48:31 PM UTC 24 Sep 18 04:48:41 PM UTC 24 248078044 ps
T482 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.4227291843 Sep 18 04:48:18 PM UTC 24 Sep 18 04:48:41 PM UTC 24 488935166 ps
T20 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all_with_rand_reset.2453140057 Sep 18 04:47:10 PM UTC 24 Sep 18 04:48:41 PM UTC 24 2729491457 ps
T86 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all_with_rand_reset.999294892 Sep 18 04:47:32 PM UTC 24 Sep 18 04:48:41 PM UTC 24 2296511908 ps
T483 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.3486654459 Sep 18 04:48:38 PM UTC 24 Sep 18 04:48:43 PM UTC 24 628002148 ps
T84 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.242840953 Sep 18 04:48:31 PM UTC 24 Sep 18 04:48:44 PM UTC 24 377382865 ps
T396 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.456873497 Sep 18 04:48:34 PM UTC 24 Sep 18 04:48:44 PM UTC 24 257968777 ps
T147 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.2610659756 Sep 18 04:48:38 PM UTC 24 Sep 18 04:48:45 PM UTC 24 243052344 ps
T150 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.1859467530 Sep 18 04:48:03 PM UTC 24 Sep 18 04:48:45 PM UTC 24 12091760404 ps
T484 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.3064281643 Sep 18 04:48:38 PM UTC 24 Sep 18 04:48:47 PM UTC 24 315095537 ps
T373 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all.1071753830 Sep 18 04:47:50 PM UTC 24 Sep 18 04:48:49 PM UTC 24 10766214118 ps
T485 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.1997127218 Sep 18 04:48:46 PM UTC 24 Sep 18 04:48:50 PM UTC 24 151149265 ps
T486 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.1710704004 Sep 18 04:48:41 PM UTC 24 Sep 18 04:48:50 PM UTC 24 1691335843 ps
T487 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.2497407037 Sep 18 04:48:43 PM UTC 24 Sep 18 04:48:51 PM UTC 24 272763939 ps
T155 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.3178990238 Sep 18 04:48:47 PM UTC 24 Sep 18 04:48:53 PM UTC 24 480721232 ps
T488 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.4203770764 Sep 18 04:48:44 PM UTC 24 Sep 18 04:48:54 PM UTC 24 284361764 ps
T489 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.2273468964 Sep 18 04:48:37 PM UTC 24 Sep 18 04:48:54 PM UTC 24 5593599921 ps
T222 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all_with_rand_reset.2104709169 Sep 18 04:47:22 PM UTC 24 Sep 18 04:48:54 PM UTC 24 9911329981 ps
T345 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.331446714 Sep 18 04:48:22 PM UTC 24 Sep 18 04:48:55 PM UTC 24 957344860 ps
T243 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.4121492482 Sep 18 04:45:31 PM UTC 24 Sep 18 04:48:56 PM UTC 24 25000617501 ps
T346 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.2130743602 Sep 18 04:48:34 PM UTC 24 Sep 18 04:48:59 PM UTC 24 896781346 ps
T123 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.4066029618 Sep 18 04:48:43 PM UTC 24 Sep 18 04:48:59 PM UTC 24 726954054 ps
T347 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.991305789 Sep 18 04:48:53 PM UTC 24 Sep 18 04:49:00 PM UTC 24 94478048 ps
T348 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.547291771 Sep 18 04:48:40 PM UTC 24 Sep 18 04:49:00 PM UTC 24 1426239428 ps
T349 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.1745534730 Sep 18 04:48:39 PM UTC 24 Sep 18 04:49:01 PM UTC 24 804476034 ps
T350 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.3134595648 Sep 18 04:48:31 PM UTC 24 Sep 18 04:49:02 PM UTC 24 775651131 ps
T351 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_macro_errs.2754453548 Sep 18 04:48:55 PM UTC 24 Sep 18 04:49:02 PM UTC 24 678380333 ps
T490 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.2013057056 Sep 18 04:48:55 PM UTC 24 Sep 18 04:49:03 PM UTC 24 615179150 ps
T428 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.2437342957 Sep 18 04:47:59 PM UTC 24 Sep 18 04:49:03 PM UTC 24 21838491845 ps
T491 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.1921154605 Sep 18 04:48:43 PM UTC 24 Sep 18 04:49:04 PM UTC 24 2959693256 ps
T438 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.2847723868 Sep 18 04:48:46 PM UTC 24 Sep 18 04:49:09 PM UTC 24 927639215 ps
T492 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.409376120 Sep 18 04:49:02 PM UTC 24 Sep 18 04:49:05 PM UTC 24 166262816 ps
T156 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.1836322534 Sep 18 04:49:02 PM UTC 24 Sep 18 04:49:07 PM UTC 24 164093304 ps
T493 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.3202431885 Sep 18 04:48:51 PM UTC 24 Sep 18 04:49:07 PM UTC 24 895556107 ps
T494 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.2396248489 Sep 18 04:48:46 PM UTC 24 Sep 18 04:49:09 PM UTC 24 6802691288 ps
T250 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all.1672751571 Sep 18 04:47:22 PM UTC 24 Sep 18 04:49:10 PM UTC 24 4614730550 ps
T495 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.1729184794 Sep 18 04:49:02 PM UTC 24 Sep 18 04:49:12 PM UTC 24 318604764 ps
T496 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.783578704 Sep 18 04:49:08 PM UTC 24 Sep 18 04:49:12 PM UTC 24 102697250 ps
T88 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all_with_rand_reset.3057235164 Sep 18 04:46:25 PM UTC 24 Sep 18 04:49:13 PM UTC 24 4428118944 ps
T497 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.3093530186 Sep 18 04:49:07 PM UTC 24 Sep 18 04:49:14 PM UTC 24 181477035 ps
T183 /workspaces/repo/scratch/os_regression_2024_09_17/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.3589459541 Sep 18 04:49:10 PM UTC 24 Sep 18 04:49:16 PM UTC 24 376564935 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%